Prime Computer Microcoders Handbook

M I C R O C O D E R S

HANDBOOK

September 1974



[145 Pennsylvania Ave., Framingham, Mass. 01701]

Copyright 1974 by Prime Computer, Inc. 145 Pennsylvania Avenue, Framingham, Massachusetts

Equipment characteristics, performance specifications, and operating procedures are subject to change without notice.

CONTENTS

		Page
SECTION :	INTRODUCTION	
	Scope of Document Why Microcode?	1-1 1-1
1.2 1.2	2.1 Custom Algorithms 2.2 Emulating Machines 2.3 Adding Instructions 2.4 High Level Language Run-Time Interpreters	1-1 1-2 1-2 1-3
1.3 V	Thy Not Microcode?	1-3
1.4	implemention Aids	1-4
1.4	1.1 Writable Control Store (WCS) 1.2 Microcode Assembler 1.3 Microcode Debug Package	1-4 1-4 1-4
SECTION 2	MICROCODE CONTROL OF THE CPU	
2.1 П	escription of the Machine	2-1
2.1	.1 Control Logic .2 Controlled Logic .3 Major Subsystems	2-1 2-3 2-3
2.2 I	ntroduction to Microcode	2-9
2.2 2.2 2.2 2.2 2.2 2.2 2.2 2.2	.1 Register-to-Register Transfers .2 Examples for Section 2.2.1 .3 Transfers Using the Arithmetic and Logic Unit (ALU) .4 Examples for Section 2.2.3 .5 Shifting .6 Examples for Section 2.2.5 .7 Branching and Subroutining .8 Examples for 2.2.7 .9 Traps .10 Multiply and Divide .11 Examples	2-9 2-11 2-13 2-14 2-15 2-17 2-18 2-19 2-22 2-23 2-25
SECTION 3	TIMING	
3.1 I 3.2 T	ntroduction to Timing iming Constraints	3-1 3-1

CONTENTS (Cont)

			Page
SECTION	4	OPERATING WITH MEMORY	4-1
SECTION	5	I/O OPERATION	5-1
5.2 5.3	Progr	al Operation rammed Input/Output (PIO) Transfers rrupt Transfers	5-1 5-1 5-2 5-4
SECTION	6	INTERFACING TO STANDARD MICROCODE	6-1
		g Existing Algorithms de That Will Work For in Virtual Mode Execution	6-1 6-2
SECTION	7	MICROCODE TACTICS	7-1
SECTION	8	MICROCODE WRITING AND IMPLEMENTING	8-1
		ration Path ce Creation	8-1 8-2
		Ed Notes Normal Source	8-2 8-2
8.3	Micro	ocode Assembler	8-3
8 8 8	.3.2 .3.3 .3.4	Auxiliary Macros CPU Macro RR Macro ALU Macro Microcode Error Messages	8-4 8-4 8-5 8-5
8.4 8.5	Writa	aration of a Load Module able Control Store Board (WCS) or Ext end Control ard (XCS)	8-7 8-7
8	.5.1	PROM COPY Interface	8-8
	8.5.1	.1 Instructions for Use of PROM, u-code Program	8-9

CONTENTS (Cont)

		Page
	8.5.2 FPROM Interface 8.5.3 SPROM Interface 8.5.4 WCS Interface	8-9 8-9 8-9
	8.5.4.1 WCS Load Program	8-10
	8.5.5 Firmware Description 8.5.6 Software Description 8.5.7 I/O Instructions	8-10 8-11 8-11
APPENDI	CCES	
A	- Block Diagram, Microcode Format and Field Descriptions	A-1
В	- Microcoding Macros	B-1
С	- P300 μ-code	C-1
D	- Traps - Interrupts Summary	D-1
Е	- PROM Generation Program	E-1

SECTION 1

INTRODUCTION

1.1 SCOPE OF DOCUMENT

The intent of this document is to present enough information to permit a person with a solid assembly language and machine language programming background to prepare complete microcode programs. This includes a study of what is feasible through the use of microcode; the algorithms that are appropriate; and a discussion of good practices for coding, assembling, debugging, and executing microcode. The largest body of material to be covered is a detailed description of the way that the microcode controls the individual hardware components in the machine. The document begins with the simplest description of microcode control and slowly builds on that description until the complete capability of the 64-bit microcode word is demonstrated.

1.2 WHY MICROCODE

The fundamental reason for implementing an algorithm or functionality in writable control store rather than in standard users' software is to gain an increase in performance. Execution speeds of microcode algorithms versus software algorithms can be expected to be at least twice and perhaps as many as ten times as fast. Secondly, there are capabilities that exist in microcoding that simply are not available to the standard user-level software. Examples of these capabilities include: the ability to build custom high-speed I/O disciplines, the ability to implement different memory management techniques other than the virtual memory which is available standardly, and the ability to do byte operations directly on memory. Examples when microcoding may be justifiable include (1) customer algorithms, (2) emulating a different machine architecture, (3) adding new instructions, and (4) building high level language run-time interpreters.

1.2.1 Custom Algorithms

A custom algorithm that might be put in microcode should be an easily and completely definable set of operations to translate or reduce data from one form to another. Additionally, this one algorithm or operation should be the major function of the machine so that the improved speed of the execution of this algorithm can be directly translated into improved system performance. Examples of algorithms that might be appropriate include a fast Fourier Transform or any of the standard statistical calculation equations (means, deviations, significance calculations and so forth).

Whether a function can be profitably put into microcode is primarily a question of economics that depends very much on the situation. However, some functions are technically more likely to profit from being microcoded than others. In particular, table reductions involving many additions and subtractions and perhaps multiplications and division, temporary storage, and different paths of operations depending on the particular value of the in-process calculation could be more profitably microcoded than another algorithm that is fundamentally a simple translation of one table to another. The reason for this relative advantage is that, if there are many calculations and decisions and relatively few memory references, a programmable machine with a typical memory referencing instruction of slightly over one and a half microseconds is substituted for a programmable machine with an arithmetic or decision time of 200 nanoseconds.

Unfortunately, the main memory still runs at the same speed it always did, so if the microcode algorithm is primarily high-speed memory bound, relatively smaller improvements in execution time can be expected.

Another factor to consider when deciding if a custom algorithm is worth microcoding is to determine if the algorithm is already microcode limited when it is coded in assembly language. This could be true if the assembly language code consists primarily of multiplies, divides and long shifts where the majority of the execution time is determined by the speed of the microcode processor.

1.2.2 Emulating Machines

In emulating, the intent is to substitute the standard Prime Computer Instruction set for that of some different machine, probably with a different architecture. The primary motive for this activity is normally to take advantage of existing software and some other assembly language. In this case, there are two sides to the feasibility question. It's obvious that Prime itself was able to build an instruction set in microcode so that, of course, the task is in some sense useful. However, it is also true that a moderate amount of special hardware help specific to the Prime instruction set is available in the standard Prime Computer that would not be available when emulating a different machine.

1.2.3 Adding Instructions

Adding instructions to the Prime instruction complement is feasible and useful in a number of ways. Examples of potential candidates for instructions to be added would of course include

both user-specific instructions and, potentially, other general-purpose instructions that are not part of the Prime repertoire. Testing, setting and resetting particular bits in memory is an example of an instruction that could be added to the standard Prime instruction set using microcoding techniques.

1.2.4 High Level Language Run-Time Interpreters

An example of a high level language run-time interpreter is a set of microcode that executes using a table generated by a Basic compiler, at least as far as computational tasks are concerned. In general, a run-time interpreter differs from the emulation of a complete machine since I/O device handling; and perhaps file handling may be done by calls to standard systems software or assembly language I/O file handling routines.

1.3 WHY NOT MICROCODE?

Aside from the restrictions placed on the suitability for using microcode in the previous four paragraphs, there are other factors that must be considered before embarking on a microcoding project. The first of these is the question of develop-Because microcode is much closer to the hardware ment time. logic of the machine, it is much further from the aids that can be given to the programmer such as higher level languages and on-line debug. Second, many attributes of the Prime Computer that are normally assumed to be part of the hardware specifications of that computer are, in fact, microcode routines. Such features as DMX latency; in fact, all of the I/O functionality; the operation of the control panel; and the basic instruction fetch can be affected in non-obvious ways by errors in the new or added microcode routine. Of course, the fact that these features are microcoded can be considered as an almost undreamed of flexibility to be exploited in specific application-oriented sets of microcode.

Another factor that must be considered before serious attempts at microcoding can be considered is that of microcode space available for the function. The writable control store capability is limited to 256, 52-bit microcode words. Examples of the amount of functionality that can be put into that space are: the complete Prime Instruction Set including DMA occupies only 256 words and the single precision floating point package occupies 185 words of microcode. Of course, the total microcode address space is much larger than 256 words. However, standard Prime hardware for the processors offered to date does not implement this entire address space.

1.4 IMPLEMENTATION AIDS

1.4.1 Writable Control Store (WCS)

The logic for Writable Control Store is contained on a printed circuit board that connects to the Prime 300 central processor printed circuit board by cables on the back of the processor board and by the I/O bus backplane. This board implements 256, 52-bit words of very high speed RAM. This memory may be written into using PIO instructions and then may be entered by executing any of the enter and execute class of instructions implemented on the Prime 300. For more details, refer to Section 8.5, "Writable Control Store Board".

1.4.2 Microcode Assembler

The microcode assembler is a macro package inserted into a file of microcode source language. This macro package is used by the standard Prime macro assembler (PMA) to assemble the microcode source statements. As a result of this two-step approach to microcode assembly; and also because of the complexity of the microcode word, microcode assembles at the rate of about one line of object code per second. The minimum configuration on which a microcode assembler package can be expected to work is a 32K DOS/VM system. Features of this assembler are described in Section 8.3.

1.4.3 Microcode Debug Package

To be specified.

SECTION 2

MICROCODE CONTROL OF THE CPU


2.1 DESCRIPTION OF THE MACHINE


For the purposes of discussion, the hardware processor board may be divided logically into three major sections. The first section is the control logic, the second section is the controlled logic, and the third section consists of three major subsystems. The subsystems are memory, I/O and parity. Each of the three major sections of a machine is directly controlled by a field or combinations of fields in the microcode. For a diagram of these fields, refer to Appendix A, Figure 2. In addition, each major section has features and capabilities that are only controlled by the microcode and functionalities that are completely and totally implemented in hardware.

2.1.1 Control Logic

The control logic is illustrated in Figure 2-1. The functionality implemented in the control logic includes sequencing of the microcode to the next instruction or returning to the fetch cycle. A microcode trap capability is available that uses a three-deep push-pop stack and can interrupt normal microcode sequence on any one of 16 potential events. Finally, the control unit can be used for subroutine linkage via the same three-deep stack that is used by the microcode trapping capability. The primary purpose of the control logic is to obtain the control word to be executed in the next read-only memory cycle, and have it read into the register control memory (RCM) at the end of the execution of the current cycle. The signal TRCML is used to change the state of the control memory. The microcode control of the control unit is primarily through fields 2, 11 and 12.

Figure 2-1
Control Logic





Glossary:	BCS	Stack source Bus					
	BCY	Control Memory Address Bus					
	BD	D Bus					
	RCM	Control Memory (current instruction)					
	RCS	Three deep push/pop stack					
	RCY	Control Memory address register					
	Decode Net	User instruction Microcode entry point mapping logic					
	Trap address	Micro-trap entry point					
	TROML	"Load Control Memory" signal					
	RCC	Control Memory Store					

2.1.2 Controlled Logic

The controlled logic forms the main body of busses, registers and logic operators to be used in performing the data manipulation desired. Figure 2-2 illustrates the major components of the controlled logic. The basic structure consists of two busses, bus B and bus D with registers and arithmetic and logic unit (ALU) suspended in between. All data paths are 16 bits wide with parity per byte for a total of 18 bits, unless otherwise indicated on Figure 2-2. The microcoder has available in a given micro-instruction three registers for holding in process data: RY, RM and the selected register file register. The register file can be read and be written into the same micro-step. However, only one register within the file can be operated on in the same micro-step. Shifting is accomplished by selecting the appropriate path from the ALU to the D bus. The arithmetic and logic unit is the standard 72-181 TTL device. This means it can add and subtract the full 16-bit numbers in parallel, it can increment the A input or the B input, and it can perform 16 logical functions on the A and B inputs. The microcode fields that control this logic are fields 1, 2, 4, 5, 6, 7 and 8 with a little bit of help from the others.


2.1.3 Major Subsystems

The memory subsystem adds two busses to the control logic in Figure 2-2. These are the BMD or Memory Data Bus and BMA or Memory Address Bus. Figure 2-3 illustrates the components of the memory subsystem. Note that the paging hardware shown requires microcode support in order to implement a virtual memory system. Microcode field 9, primarily, controls the memory subsystem. The clock field (#8) controls the time when data is taken from the memories and put into RM. The basic memory control timing signals, and the complete activity of memory referesh, is controlled by hardware in the box labeled Memory Timing in Figure 2-3.

The input/output subsystem illustrated in Figure 2-4 includes the two bidirectional buses, Bus Peripheral Data (BPD), and Bus Peripheral Address (BPA) in addition to a hardware box that generates the various input/output control signals under control of microcode fields 6 and 7.

The parity subsystem is entirely implemented in hardware, except it can be enabled and disabled using RCM bit 7 and/or PARIM. This is evident from Figure 2-5. Logic consists of a number of independent parity error detection circuits with their outputs ORed together to determine if any of them has discovered a parity error.


Figure 2-2 Controlled Logic




Glossary:	BB	B Bus
	BPA	Peripheral Address Bus
	BPD	Peripheral Data Bus
	XXLS	XX Left Shift
	XXRS	XX Right Shift
	ALFB	ALU byte interchange
	RSC	Shift counter
	BTH	Top hat bus (not now used)

BTH Top hat bus (not now used)

Figure 2-3.
Memory Subsystem









Figure 2-4
I/O Subsystem






Figure 2-5
Parity Subsystem

Parity Error Signals





Figure 2-5.1
PARITY DETECTION LOGIC DIAGRAM



2.2 INTRODUCTION TO MICROCODE

2.2.1 Register-to-Register Transfers

The simplest microcode operation is transferring information from one register to another register. The first example is the transfer of a register in the register file to RM. In order to do this, the appropriate register must be selected; the register file must be allowed on the Bus D; and, finally, the results must be put into RM. In this example, it is assumed that RA was the register to be selected. Section 2.2.2, Example 1 shows the microcode fields that must be encoded to perform the desired operation: transfer of register A to register M. The unfilled fields have no effect on this operation. Also, in Example 1, the abbreviated form that indicates the same operation using the $\mu\text{-code}$ (microcode) assembler is shown below the listing of each field.

Figure 2-6, the short dashed lines show the path that the data takes on this transfer.

For the next example, it is desirable to take information in RM and move it back down to RA in the register file. To do this, RM is selected as the source of bus D; and, finally, the register file must be used as the destination of the information on bus D. As Section 2.2.2 Example 2 shows fields 1, 2, 6, 7 and 8 in the microcode must be used to select this particular data transfer. Again, none of the other fields are used. The short-hand or RR form of expressing this transfer is also illustrated. The RM to register file (RA) transfer is illustrated using dotted lines on Figure 2-6.


It should be clear from looking at the fields used in these two examples that microcode field 1 selects the source on the D bus, field 2 selects the source on to the B bus, fields 6 and 7 combined select a particular register in the register file, and field 8 determines the destination register from the D bus.

With this much information, it is possible to construct the entire set of register-to-register operations. Section 2.2.2 Example 3 shows the microcode sequence that interchanges the information in register A and register B. These two registers are assumed to be two of the 32 registers in the register file. The execution of code sequence accomplishes the functionality of the Prime instruction IAB.

For a final example of register-to-register transfer, consider putting the value 1 into register A. Numbers, masks and general data that are known by the micro program can be emitted

Controlled Logic

Figure 2-6



on to bus B by using the RGM source on bus B. If the microcode field corresponding to the bus B data is field 12, field 11 must be set to a zero to signal the control unit to interpret field 12 as data. Section 2.2.2 Example 4 shows that microcode fields 1, 2, 6, 7, 8, 11 and 12 are used in order to transmit a 1 from the control memory to register A. This operation is used to execute the Prime instruction LT or Logicize True.

2.2.2 Examples for Section 2.2.1

Example 1: Field 1 2 3 5 6 7 8 10 11 12 RF М RARM

RR RA ⇒ RM

Example 2:

(Short Form)

BB RM -- -- M RA RF -- _- _-

(Short Form)

RR RM ⇒ RA

Example 3:

1	2	3	4	5	6	7	8	9	10	11	12
RF					M	RB	RM				i
RF					M	RA	RY				
ВВ	RΥ				М	RB	RF				
ВВ	RM				М	RA	RF				

(Short Form)

RR RB ⇒ RM
RR RA => RY
RR RY => RB
RR RM ⇒ RA

Example 4:

1 2 3 5 6 7 8 9 10 11 12 BBRCM М RARFDATA 1 (Short Form)

RR RCM = 1 => RA

2.2.3 Transfers Using the Arithmetic and Logic Unit (ALU)

Suppose that it is desired to add two numbers together, the first of these numbers is in RM and the second of these numbers is in RA. The results are to be put in RA. The first step is to get the correct data at the inputs of the ALU. This is done by selecting RM as the source for the B bus, and RA as the register file register. Next, the ALU must be conditioned to add, which is done by selecting the add function in the combined fields 4 and 5. Finally, the results have to be put back into the register file (RA) by selecting AL as the source of bus D and the register file as the destination of the operation. Section 2.2.4, Example 1, shows the microcode fields that are used to perform this activity. At this point, half of the capability of one microcode instruction is being used. Note the different format available for shorthand indication to the microcode assembler of this addition operation. general, operations that use the arithmetic and logic unit (ALU) can be requested using the ALU macro of the microcode assembler. The line of X's on Figure 2-6 shows the active data paths for Example 1.

As is obvious from the Section 2.2.4 Example 1, fields 4 and 5 combine to control the Arithmetic and Logic Unit operation that is performed on the incoming data. The complete set of ALU operations are found in Appendix B.

Associated with the Arithmetic and Logic Unit are three flipflops. The first to be discussed is the carry bit, also called the C bit, or FCBIT. This is a one bit storage register that can be loaded using field 9 of the microcode. can be loaded with any one of six different signals upon request: arithmetic overflow (AOVFL), shift overflow (SOVFL), but D bit 1 (BD01), RF01, 16-bit ALU carry (COUT), and the link source, (or divide overflow (DIVER)). The other two flip-flops are called the condition code and always contain the high order bit of the results of the ALU in one flip-flop and an indication if the results were equal to zero in the other. Whenever field 10 of the microcode says SET CC, the condition code can then be used in conjunction with the conditional branching logic to make a decision about the relative size of the number; equal to 0, not equal to 0, greater than 0, less than 0, etc.

The division of functions between fields 4 and 5 of the microcode in controlling the arithmetic and logic Unit may now be inspected more closely. Field 5 is used to specify use of arithmetic or logic mode for the adder. If arithmetic mode is used, field 5 is used for carry-in: 0, 1, or the C bit must be considered. Field 4 directly encodes one of 16 arithmetic or logical functions available in the ALU integrated circuit.

Section 2.2.4, Example 2 is an attempt to put together what has been learned about ALU and RR type microcode operation. This double precision add, assumes that registers A and B are to be treated as a standard double-word number, and the new second double-word number to be added to this register is now stored with the high order half in register 13 and the low order half in the M register (RM). As example 2 shows, it takes four microcode steps to complete a double precision add. In the second step, the high order bit of RB must be masked out. This bit would have been set if there had been overflow on the first add step. In the fourth step, it is possible to use the C bit that was established in the first step; and at the end of the operation, reload the C bit with the new overflow information.

It is also possible to use the ALU to perform single input operations and to generate constants of either minus 1 or 0.

2.2.4 Examples for Section 2.2.3

Example 1:

Field

(Short Form)

ALU RA PLUS RM => RA

Ex	a	m	p	1	e	2	:
							-

1	2	3	4	5	6	7	8	9	10	11	12
AL	RM	~ •	ADD	0	M	RB	RF	AOVFL			
AL	RCM		AND	L	M	RB	RF			DATA	\$7FFF
RF					M	13	RM				
AL	RM		ADD	CBIT	M	RA	RF	AOVFL			

(Short Form)

2.2.5 Shifting

Shifting is accomplished in microcode using the bus D source. RFRS or RFLS are the two inputs most frequently used for shifting. RFRS, for instance, means that each output of the register file is shifted right one place before it is brought to the output of the D bus. The difficulty of shifts is that the information to be shifted in one end can be different coming out, depending on the functionality that is wanted with the shift. In addition, there exists a one bit link that can be loaded with a variety of signals for use in multiple precision shifting operations.

The loading of the link and the various end conditions that are to be used are combined and are called the shift and end conditions. Microcode fields 2, 4 and, to some extent 9, are used to determine the appropriate shift/end conditions. Microcode fields 2 and 4 are available because, in a typical shift, bus B and the ALU are not used.

There is no logical reason for the choice of the bit patterns in fields 2 and 4 and for the end conditions that are generated. As a result, shift and end conditions must be chosen from a table (Appendix A Field 1). There is no choice but to look up the appropriate bits to put into fields 2 and 4 in order to select the particular shift and end conditions for the direction that one wishes to shift. In Example 1, Section 2.2.6, the objective is to do a right rotate of one place on RA and put the results back into RA. From the shift and end condition for bus D select, it is determined that a rotate end condition requires the selection of the 2, in field 2, and a 0 in field 4. Fields 1, 6, 7 and 8 are filled in as required to get the correct bus activity. For shift operations, there is no equivalent to the ALU and RR short cut macros, and the entire microcode word must be written out. These are called CPU macros. Fields not used in the CPU macro must have the default microcode selection put in their place. Fields 3 and 10 are the only ones that have default values other than 0. Default for field 3 is a 2 and the default for Section 2.2.6, Example 2, illustrates a double field 10 is a 4. word long logical left shift (LLL) of one place. In this case, it takes two instructions to accomplish the shift because only 16 bits can be shifted at one time. However, it is important that the bit that is shifted out of the low order half (in this case, RB) be saved for shifting into the high order half on the second half of the shift. To make this easy to accomplish, there is a single bit register called the Link that is loaded from a source selected by the same shift and end condition fields that have already been used (fields 2 and 4). However, the Link is loaded only if field 9 is being used to select one of the sources for the carry bit or if the selection is LINK. (Numerically, codes 1 through 7 enable the Link to be loaded.) In the example, the carry bit is loaded with the high order bit of RA that would otherwise be lost in a single left shift. The proper end condition for the RB shift should put a 0 into bit 16, shift bit 2 into bit 1, and load the Link with bit 1. From the table of shift and end conditions (Appendix A Field 1) the first shift and end condition shown (encoding a 7 in both field 2 and field 4) provides the proper results. For the high order shift, the Link is loaded into bit 16, and RF02 is put into RF01. A shift and end condition that accomplishes this is a 3 and a 7 in fields 2 and 4, respectively. Note that a 3 and 6, or a 3 and 9 shift combination would have worked as well, because it does not matter what value goes into the Link bit.

To count the number of shifts made, a general purpose 8-bit scratch shift counter register (RSC), was created outside of the register file. This counter can be loaded from bus B and can be read in as the low order half of bus B. Field 10 of the microcode (the Independent Action Code field (IAC)) is used to control the loading and counting of the shift counter. There is an IAC called load shift count (LOADRSC) and another for incrementing the shift count (INCRSC). The shift counter incrementation takes place at the end of the ROM cycle.

Thus, if incrementation and testing are done in the same ROM cycle, the test reflects the count before incrementation. In Section 2.2.11, Example 1 shows how the shift counter can be used in conjunction with counting the number of times to loop on a shift.

2.2.6 Examples for Section 2.2.5

Examp	<u>le 1</u> :		Right	Rotate							
1	2	3	4	5	6	7	8	9	10	11	12
RFRS	2		0		M	RA	RF	~ -			
(Shor	t Form)									
				CPU	RFRS	2	2	0 0	M	RA;	
					RF	NOP	NOP				
Examp	<u>le 2</u> :		Long L	eft Sh	ift						
1	2	3	4	5	6	7	8	9	10	11	12
RFLS	7		7		M	RB	RF	LINK			
RFLS	3	~ -	7		M	RA	RF	RF01			
(Shor	t Form))									
				CPU	RFLS	7	2	7	0	М	RB;
				CPU	RF RFLS RF	LINK 3 RF01	2	7	0	M	RA;

2.2.7 Branching and Subroutining

One of the primary advantages of the Prime micro-processor design is the capability to test the results of a previous operation and conditionally jump on those results while at the same time performing a new and different operation using the controlled logic.

There are a total of 64 selectable jump conditions. Of this set, about 50 are implemented. They are listed in the microcode field description under Appendix A, Field 11. Several have already been discussed; they include the two condition codes, the carry bit, and the shift counter.

In Section 2.2.8, Example 1, RA is loaded with a 0 if RA<RM, a "1" if RA = RM, and a "2" if RA>RM, through the use of conditional branches. It is necessary to test for arithmetic overflow on the original subtract, and no destination clocking is selected. The symbol used in the destination clocking field (field 8) for this is clock (CLC).

The calling of subroutines in the microcode is accomplished by using the three-deep push down stack. Two instructions are required to enter a microcode subroutine, and one to return. The two entry instructions are: first, to load the microcode stack; and second, to branch to the subroutine. The return is made using the special operator in field 11. When this special operator is used, indicated by an S, all of the conditional branches are still available, and with the branch condition false, the next sequential instruction is executed. However, if the branch condition is true, one of a number of special actions is taken. Example 2 of Section 2.2.8 shows the standard subroutine linking using the microcode stack. Another IAC is used to force the loading of the microcode stack.

Two other capabilities that exist, using the special operator in field 11, are the 16-way branch and the N-way branch. The 16-way branch is similar to a regular jump except that the low order four bits of the jump address are taken directly from bus D. This means that any of 16 different locations is entered starting from the address specified taken modulo 16. As an example: if the location to be branched to is specified as T3 that is assigned to location hexadecimal 112, then; for hexadecimal number 0 through F on the low order four bits of the bus D, the next microcode instruction to be executed is taken from location 110 through 11F hexadecimal. Section 2.2.8, Example 3, shows an example of the use of a 16-way branch.

The multi-way branch permits any form of decode to be done across an arbitrarily large microcode address space. In this case, the entire D-bus serves as the address for the next microcode instruction to be executed. Depending on the value of bus D, any one of the 4K addressable microcode words can be accessed. It is expected that this capability be used, in general, by building a microcode decode word. This can be done by masking out the low order four or five or six bits and then ORing in the low order decode bits. Section 2.2.8, Example 4, shows how a 64-way branch on the low order bits of RA can be implemented, giving a start of execution after the branch beginning at T4.

2.2.8 Examples for 2.2.7

Example 1:

*Compare RM vs RA If RA > RM, $2 \Rightarrow$ RA If RA = RM, $1 \Rightarrow$ RA If RA < RM, $0 \Rightarrow$ RA

1	2	3	4	5	6	7	8	9	10	11	12	
	RM		SUB	7	М	RA	CLC	AOVFI	SETCC			
							CLC			JUMP	FCBIT	Τl
AL			ZERO	L	M	RA	RF			JUMP	LT	EXIT
AL			INC	1	M	RA	RF			JUMP	EQ	EXIT
AL	- -		INC	1	M	RA	RF			JUMP	TRUE	EXIT
AL			INC	0	M	RA	CLC		SETCC	JUMP	TRUE	T2

(Short Form)

	ALU	RA MINUS SETCC	RM => NU	LL C= AOVFL;
	RR	NOP ⇒ NOP	NOP JUM	P ON FCBIT TO T1
T 2	ALU	CON 0 =>	RA NOP	JUMP ON LT TO EXIT
	ALU	INC RA ⇒	RA NOP	JUMP ON EQ TO EXIT
	ALU	INC RA =>	RA NOP	GO TO EXIT
T1	ALU	INC RA +	0 ⇒ NULL	SETCC GO TO T2

Note: Step T1 is necessary because overflow occurred on the first step. The only way overflow can occur on a subtract is if the signs are unlike. Therefore, the sign of RA alone is sufficient to determine the results of the comparison.

Example 2: Subroutine two's compliments RA and returns

1	2	3	4	5	6	7	8	9	10	11	12
ВВ	RCM	0				~ -	CLC		PUSHBD	Data	RT N A
							CLC			Jump	TO TCA

RTNA is the return address continue code

(Short Version)

RRRCM ≃ RTNA ⇒ NULL PUSHBD RRNOP NOP NOP GO TO TCA

RTNA (Return Address)

TCA ALU NOT RA => RA

ALU INC RA=> RA NOP S ON TRUE, POP

2.2.8 Examples for 2.2.7 (Cont)

Example 3:

1	2	3	4	5	6	7	8	9	10	11 1	2
.RF		0			M	RA				S TRUE	16WAYS T3

Example 4: 64 Way branch starting at T4

AL	RCM		AND	L	M	RA	RM	 	DATA	\$3F
ВВ	RM				M	13	RF	 		
AL	RCM		ADD	0	M	13	RF	 	DATA	T4
RF		0			M	13		 	S	TRUE BD

__ort Version)

2.2.9 Traps

Field 3 controls the enabling of the trap logic in the Prime microcode. Of the 16 total possible microcode traps available, 15 are placed in one class and the other trap (DMX) is placed in another class. Each of the two bits in microcode field 3 controls the trap associated with it. If the bit is set, the traps are enabled for that ROM cycle; and if the bit is reset, the traps are disabled. The mnemonics for controlling these are shown in Appendix A, Field 3.

The Appendix D describes each of the traps and, in general, the interrupts they generate. However, there are a few rules that the microcoder must keep in mind with regard to the trap.

Rule #1: in general, all traps but DMX are always enabled. This is automatically selected by the RR and ALU macros unless specifically requested otherwise.

Rule #2: DMX traps must be permitted no less frequently than once every 1.5 microseconds or system DMX latency is compromised.

Rule #3: traps must be disabled if bad parity can be generated as a result of a particular operation, and that parity must be corrected by running the offending data through the adder in any of the adder's modes before traps can be re-enabled. Bad parity can be caused by the following:

- 1. Willful generation of bad parity using the RCM EMIT pseudo-op instead of the DATA pseudo-op in the CPU macro.
- 2. Inputting data from device address 20.
- 3. Inputting serial interface.
- 4. Reading from a non-existent memory location, or a location already containing bad parity.

Rule #4: When the microcode stack is explicitly pushed in a microcode instruction, the trap logic must be disabled, because the control logic can only push one item into the stack in one micro-step. The trap logic must save the microcode return point in the stack so the PUSHBD independent action code and the DECODE step must both have traps disabled. Similarly, if a multi-way or 16-way branch is executed, no returnable trap can be permitted (DMX, Page, or Address).

Trap codes:

- 0 None
- 1 DMX (only)
- 2 NX (all but DMX)
- 3 ALL

for RR and ALU macros, use TR= if traps different from the explicit traps are to be specified.

Rule #5: if a 160 nanosecond clock is selected, traps must be disabled. The reason for this is: the control unit cannot successfully determine if there is going to be a trap in 160 nanoseconds. Section 3, microcode timing in greater detail.

The Restricted Execution trap feature is available using field 10 codes RXM and RXMF. Use of these IAC's forces a trap if the μ -code step is executed while the machine is running in Restricted Execution or virtual mode.

Restricted Execution traps occur after the execution of the instruction following the one that had a field 10 of RXM or RXMF. If traps are disabled in the next instruction executed, the RXM trap is missed. Careful attention must be paid to all possible sequences (Address traps, DMX breaks, etc.) to ensure that the RXM trap unequivocally occurs.

Section 2.2.10 Multiply and Divide

Special hardware in the Prime Computer enables the more rapid execution of multiply and divide than would otherwise be possible. The special multiply logic permits the automatic selection within a microcode step of either the arithmetic unit output or the register file output, depending on whether the link contains a 1 or a 0 at the beginning of the cycle. This special hardware permits two microcode steps executed 15 times to perform a full 16-bit multiply leaving a 32-bit result. The algorithm employed is always shift, adding only if the bit of the multiplicand is a 1. Section 2.2.11, Example 2, shows the set up and operation of the standard muliply loop.

A new feature of the microcode must be introduced in order to be able to activate the special multiply logic. This feature is called the emit-action code (EAC). It is analogous to field 10, except the emit field must be dedicated in order to use the emit-action code. If field 11 is coded as EAC or a 2, then field 12 can contain an emit-action.

Division is not so straightforward. However, there is also some special hardware that permits a non-performing style of divide to be implemented more efficiently. This hardware is similar to the special hardware used by the multiply. It is turned on from the microcode using an emit action code, and it also causes an automatic selection of the arithmetic unit or the register file on the D bus. The difference, however, is that the divide logic monitors the high order output bit of the ALU and compares it to the previous high order ALU bit stored as part of the condition code. If the two bits are the same, then the ALU output is selected. If the bits are different, the register file output is selected. The correct shift and end conditions are selected if either an add or a subtract operation is being requested of the ALU.

Divide is more complicated than multiply because division by unlike signed numbers does not map as nicely as multiplication by signed numbers. A complete divide, including a properly signed remainder, involves a fair amount of clean up or end condition fix up at the completion of the basic divide loop. For details of what is required, see Appendix C "Microcode Listings" for the divide. However, it is possible to demonstrate the basic inner divide loop. Section 2.2.11, Example 2, illustrates this loop for divide.

A non-performing divide was selected because the decision to perform the arithmetic operation or the shift on a bit-by-bit basis is faster than a standard restoring divide and requires much less microcode than a standard non-restoring divide. Non-performing divide means that the sign bit of the attempted arithmetic operation is monitored. If the sign of the remainder being accumulated would be changed by allowing the operation to be completed, the operation is not performed. Instead, the partial remainder is shifted one place to the left. For a more thorough explanation of various ways to divide using two's complement arithmetic, refer to Flores¹.

The divide logic information, whether to perform the subtract, is also significant for more than switching the source of the D-bus. If a quotient bit of one is obtained and the subtract is performed on the first iteration (assuming like signed numbers), then the division has had an overflow. Because the information on whether the first arithmetic operation was performed indicates divide overflow, it is available as one of the conditions selected to be loaded into the C bit. Finally, the perform-or-not information is, in effect, the quotient bit for that cycle of the divide algorithm. This is available to be loaded into the link if the standard divide microcode step is used. The link can be emptied into a separate register (or back into the low order register as in the standard divide).

I. Flores, Ivan: Logic of Digital Arithmetic Prentiss Hall, Inc., 1963

2.2.11 Examples

Example 1 MPY RB * RA:

RR RA => RM

* Load shift counter = - 15 and zero out RA

CPU AL RCM NX ZERO L M RA; RF NOP LOADRSC; DATA - 15

* Now Load link with LSB of RB

CPU RFRS 5 NX 6 0 M RB; RF LINK

- * Main MPY Loop first step uses special MPY aid
- * Switching between ALRS and RFRS depending on the * state of the link

CPU ALRS RM NX ADD 0 M RA; RF LINK NOP

EAC MPYLOGIC

CPU RFRS 0 ALL 6 0 M RB; RF LINK INCRSC; JUMP ON RSCNEM1 to *-1

* Multiply Loop is finished except for final Subtract * (with no shift). The same special logic can be used * again.

ALU RA Minus RM => RA c = AOVFL; NOP EAC MPYLOGIC

Example 2:

Divide RA RB (positive)/RM (positive)

Quotient => RB Remainder => RA

* Set condition code = positive, Divide overflow

* is detected if first subtract yields a positive

* result because 16 magnitude bits (or more) are required

* to hold correct results and we only have 15.

CPU - RCM NX ZERO L 0 0; CLC NOP SETCC; DATA -15

* Test for error (overflow)

CPU ALLS RM NX SUB 1 M RA; CLC DIVER NOP; EAC DIVLOGIC

* Pre-load link - exit on error

CPU RFLS 3 ALL 3 0 M RB; RF LINK NOP; JUMP ON FCBIT TO DIVER

- * Main loop 15 iterations, 1 quotient bit/cycle * first must = 0.
 - CPU ALLS RM NX SUB 1 M RA:
 RF LINK NOP;
 EAC DIVLOGIC
 - CPU RFLS 3 ALL 3 0 M RB; RF LINK INCRSC; JUMP ON RSCNEM1 to * - 1
- * final iteration must not shift remainder. First ins. * sets up link.
 - CPU ALLS RM NX SUB 1 M RA; 200 LINK NOP; EAC DIVLOGIC
 - CPU AL RM NX SUB 1 M RA; RF NOP NOP; EAC DIVLOGIC
 - CPU RFLS 3 ALL 6 0 M RB;

SECTION 3

TIMING

3.1 INTRODUCTION TO TIMING

One of the relatively unique features on the Prime microcode is the ability for every microcode step to specify the time needed for that step to execute. The clock control microcode field (field 5) permits any 16 combinations of destination registers and time. Timing is specific to a particular microcode processor and also specific to the microcode address space from which code is being executed. As a result, the timing for a particular instruction is processor dependent. Because the previous sections have been general, no clock or timing information has been included. On both a Prime 200 and Prime 300 Central Processor, the various clocks available range from 160 ns up to 280 ns. If the microcoder uses the CPU Macro, a decision must be made as to which of the clocks is appropriate to the activities commanded by the other fields in that microcode instruction. In addition, if an operation must take longer than 280 ns, it is possible to have two identical microcode instructions differing only because the first has a 200 or 280 ns microcode clock without changing any of the registers. This can permit clocks of 440 or 480 or 400 ns to be a construction of two successive microcode steps.

The clocks also control the destination registers so that a typical clock would be RM200 to specify that register M should be updated 200 ns after the start of the cycle. For the full list of clocks for a Prime 200 and a Prime 300, see Appendix A, Field 8. The Prime 100 clocks control the same destination registers as those for the Prime 200 but the times for all clocks are 360 ns for a single step.

Another functionality within the clock field is automatic coordination with memory. It is possible to select a clock into RM on MRDY. This forces the memory data bus to be loaded into RM after the memory in access is complete. Similarly, it is possible to load RY conditional on Y busy. This delays the changing of state of RY until the memory is finished with that register. However, there are minimum times associated with these clocks. Even if the memory cycle was started several micro steps in the past, there is still a minimum time associated with the particular ROM cycle.

3.2 TIMING CONSTRAINTS

Different models of the Prime family have different basic timing constraints. The basic timing constraints for different functions are as follows:

For the control unit on a Prime 200, if traps are disabled (TR = 0 or None), and there is no conditional branch specified, the minimum time to perform an activity is 160 ns. If traps

are enabled or if a conditional branch is permitted, the minimum time lengthens to 200 ns. Finally, in the control unit, if an N-way or 16-way branch is attempted, the minimum time becomes 280 ns.

For the controlled unit, times are associated with register-to-register, ALU, multiply/divide, and shift operations; each of which could take a different length of time. For the Prime 200, those times are, respectively: 160, 280, 400 and 240 ns.

For the Prime 300, the control unit has the same restrictions as for the Prime 200. However, the controlled unit has been speeded up so that ALU operations and shift operations take 200 ns; multiply, 240; and divide, 280 ns.

RY destinations on a Prime 300 are loaded 40 ns early, permitting memory access times to be improved by 40 ns in many cases. Unfortunately, this loading also means that if RY is both the source and destination of a single micro-step, the results of the adder or BB cannot be guaranteed to be stable at the end of the micro-step. This means that the C-bit, condition code, the shift counter, or the register file could be loaded with bad information.

Examples:

GOOD BAD ALU INC RY => RY ALU INC RY => RY SETCC RA PLUS ALU =5 => (RY,RF)RA PLUS RY => ALU (RY,RF)ALU RA PLUS RY => RY ALU RA PLUS RY => RY C = AOVFLALU RA PLUS RY => RA SETCC

For extended microcode, whether it is in WCS or fast or slow P-ROM, the control unit remains the same. However, the control unit remains the same with the fast P-ROM, and 80 ns slower in the slow P-ROM and WCS portions of the extended control store. These extensions cause some of the longer controlled clocks to become over 280 ns, the maximum specifiable in one cycle. When the control unit must go to multiple cycles, a first cycle becomes the minimum CLC and the second cycle must be a 280 ns clock. Table 3-1 summarizes these items.

The Prime 100 is very slow and the times shown may not be minimum, but they are the only times available.

Some microcode activities have special timing constraints associated with them, this includes the PUSHBD independent action code which requires a minimum 280 ns clock. JAMF and any sort of POP off the stack require the same clock as is used for the conditional branch. The decode step requires a minimum 280 ns clock, except for the Prime 100 that requires a 360 ns clock. If traps are enabled, a minimum clock of 200 ns must be chosen.

Table 3-1

Required Minimum Micro Instruction Times WCS Micro Instruction Times

- 1. The following operations require 240 ns clock times.
 - A. Register to Register Operation
 - B. ALU Operations
 - C. Multiply Operations
 - D. Shift Operations
- 2. These operations require 280 ns clock times.
 - A. Microcode Branch Operations
 - B. JAMF Operation
 - C. Divide Operation
- 3. The 16-way branch and NOTRF16 branch require 480 nsec.

		CON	TROLL	ED UN	IT	CONTROL UNIT				
Processor Extension		ALU	MPY	DIV	Shift	No Branch	*2 Branch	16-Way N-Way*2 Branch	JAMF	Not RF16 B r anch
100*1	360	360	360	720	360	360	360	360	360	NA
200	160	280	280	400	240	160	200	280	200	280
FPROM	200	280	280	400	240	200	240	440	240	280
300	160*	³ 200 *	3240	280	200*3	160	200	280	200	280
FPROM	240	240	240	280	240	240	280	480	280	480
WCS	240	240	240	280	240	240	280	480	280	480

^{*1} All single instruction clocks are 360 ns despite requests for other clocks.

 $^{^{*2}}$ Some branches off-board can be faster.

^{*3}RY destinations are 40 ns longer.

When working with the microcode assembler, if the CPU macro is used, the clock chosen must be explicitly specified. However, if the RR or ALU macro is used, the fastest clock possible always is chosen by the particular macro. For example, for a Prime 200, the RR macro chooses a 160 ns clock and disabled traps, if there is a destination clock of 160 ns available. If, however, a conditional branch or a "go to" statement is specified, then the RR macro automatically chooses a 200 ns clock and enables traps (TR = NX). If traps are specified equal to something other than NONE or 0, then a 200 ns clock is selected and the traps are put as they are specified.

The ALU macro operates in a similar fashion. On the Prime 200, a 280 ns clock is selected and traps are set to NX. In the Prime 300, a 200 ns clock is selected for the ALU macro, unless the destination includes RY, in which case a 240 ns clock is chosen.

To aid in the selection of the correct clocks for the ALU and RR and CPU macros, microcode intended to execute in different portions of P-ROM must define the label P300 equal to a value of 0, 1, 2, 3, etc., depending on where the microcode is to be executed. For more details, refer to Section 8.1.3 on the microcode assembler and preparing microcode for assembly.

With the information discussed so far, it is now possible to precisely calculate the time it takes to execute any microcode algorithm (except for the times spent waiting for high speed memory to finish). Memory timing is covered in the next section. There are two other factors that must be considered. The first is trap extension time, and the second is memory refresh time. Again, the memory refresh is covered in the next section. However, the trap extension time is important for any algorithm that might use address or page traps or DMX operations. If the trap logic requests a break in the microcode sequence, the cycle being executed is automatically extended to 360 ns in order to allow the trap address to be propagated to the address lines and the return address to be saved on the stack. This is why it is a good microcode practice to permit DMX break on instructions that do a memory read and, therefore, already take longer than the 360 ns cycle that occurs if a DMX trap is required.

SECTION 4

OPERATING WITH MEMORY

The Prime CPU has been designed to allow easy microcode synchronization with high-speed memory. Memory cycles are requested using microcode field 9 which is also used to control the carry bit and the link bit. It is possible to request a 16-bit (word) read or a write on either of the left or the right byte or on both bytes. These memory operations can be either mapped or absolute. The memory cycle begins at the beginning of the microcode step that requested it. Time for a memory cycle is determined by the processor and memory configuration of a particular system.

Table 4-1
Memory Cycles

Mem.	Op.	P100	P200	P	300	
			600	Fast	Slow	
Read	acc.	680 800	600 720	440 640	600 720	
Write	cyc. e	920	840	800	840	
Refr	esh	840	840	800	840	
Page	d Read Ac	:c -	-	520	680	
	Сус	: . -	-	720	800	
Page	d Write	-	-	880	920	
	lapped e Pos?	No	No	Yes	Yes	

Mapping slows down memory when paging is enabled.

With overlapped write, the memory may be started in the same cycle that RM is loaded.

Access time is defined to be the time from the start of a $\mu\text{-code}$ command of a memory read to the time the data is clocked into RM from memory.

Cycle time is the time memory takes to do a full cycle and be able to be started in another cycle.

Table 4-1 shows the timing relations for the different memories.

Before requesting a memory cycle, it is necessary to load RY with the desired memory address. Loading RY also ensures that the memory is free for use because the $\mu\text{-code}$ clock delays loading RY until the current cycle is completed.

On a memory write cycle, it is also necessary to load RM. On a Prime 200, this must be done before the memory cycle is requested. Both RM and RY must not be altered until the memory cycle is finished. This can be ensured by loading RY and by the RM280 clock for RM because all such clocks wait for the completion of the memory cycle.

For the Prime 300, a memory write cycle can be started in the same $\mu\text{-code}$ in which RM is loaded. The RM200 clock must not be used for this because it, like the RM280 clock for the P200, waits for the memory to finish the current cycle. The ability to start a memory cycle before RM is loaded saves, typically. one $\mu\text{-step}$ per memory write.

Normal memory operation of a read cycle starts a memory read and puts the information into RM during the same $\mu\text{-code}$ step. This makes that step equal in time to the memory access. RM is loaded from memory on any clock that is conditional on MRDY (memory ready). The single step read operation is the only way that guarantees that address traps the registers from 0 to '37 as memory and guarantees the paging mechanisms will work. If neither of these capabilities is required, it is possible to overlap memory and $\mu\text{-code}$ more efficiently.

This overlap can be used to start a memory read cycle and then use RM as a scratch register for 1 to 3 $\mu\text{-code}$ steps before loading RM from memory. The DMA and DMT $\mu\text{-code}$ illustrates one use of this capability. However, a 200 ns clock is the minimum that can be used to start a memory cycle, if traps are disabled; a 280 ns clock is the minimum if traps are permitted.

Read-modify-write cycles (like IRS or IMA) on a single memory location can be done, but the first memory cycle must be finished before the next can begin. This can be accomplished as follows:

- 1. Take RY to RM before starting the next cycle.
- Load RM using a clock that waits for memory (RM200 for P300, RM280 for P200).

3. Wait long enough (200 ns after the access time for fast memories, 160 ns for slow).

Note, this sequence fails:

(P300)

CPU 00 NX 0 0 0 0 RMMRDY MREAD

CPU AL RM NX INC 1 XM DISABLE RM280 MWRITE

This sequence works:

CPU 00 NX 0 0 0 0 RMMRDY MREAD

ALU INC RM => RM

CPU 0 0 NX 0 0 0 0 200 MWRITE

Refresh of memory normally takes care of itself. However, refresh is of importance in timing analysis. In particular, after requesting a write cycle, before RM or RY can be used again, worst case timing is a full memory write cycle plus a full refresh cycle. Of course, synchronization can always be established by using a clock that waits until memory is available for RM and RY.

SECTION 5

I/O OPERATION

The Prime $\mu\text{-code}$ is the basic timing generator for the signal sequences on the I/O bus. The interrelationship between the signal generation and worst case times for the I/O bus is complex at best. This section of the Microcoders Handbook is an attempt at outlining the constraints and techniques. Detailed timing analysis is beyond the scope of this document. The only way to guarantee results with the I/O bus $\mu\text{-code}$ interface is to allow at least as much time as is allowed in the appropriate I/O algorithm.

5.1 SIGNAL GENERATION

The various I/O signals are generated from μ -code fields 6 and 7. If field 6 = 2 or 3, RY and RSC, respectively, are used as the source for the register file address. This leaves field 7 available for uses other than register file specification. The I/O signals are generated from field 7. Individual bits control each I/O signal. If more than one bit is set, both signals are produced.

Signals can be pulses or levels, and can start and end at different nominal times. Pulses begin and end within one $\mu\text{-code}$ step. Levels are started in one cycle and can continue until turned-off.

Table 5-1 summarizes the nominal times and nature for each signal.

5.2 PROGRAMMED INPUT/OUTPUT (PIO)

The sequence of signals for PIO is:

- 1. Load RY with the instruction.
- 2. Start PIO (280 ns clock minimum).
- 3. Wait for a valid Ready response (200 ns minimum).
- 4. Test Ready (280 ns minimum).

If Output transfer:

5. Enable RM to BPD (RM is assumed to be loaded).

- 6. Generate Strobe (maintain RM => BPD).
- 7. Stop Strobe (maintain RM => BPD).
- 8. Done (stop RM \Rightarrow BPD).
- 9. Stop PIO.

If Input transfer:

- 5. Read BPD
- 6. Generate Strobe
- 7. Stop Strobe
- 8. Stop PIO

5.3 DMX TRANSFERS

DMX sequences are more complicated. In general, the address phase is independent from the data phase. The address phase for a given DMX transfer is the time from the start of DMX Enable to the start of the next Enable.

During the address phase, the algorithm must determine the type of transfer, use the discipline associated with the algorithm to obtain the memory address, generate a Clear Priority Net (CPN) signal and also send out 'End of Range' information if it is called for by the algorithm.

The link between the address and data phase is that Strobe must begin before the address phase ends. The data phase is when the memory is read or written into and the transfer of information is made.

Overlapped transfers are possible in the sense that the data phase of cycle N can be running concurrently with the address phase of cycle N+1.

For a detailed description of the relationships required for I/O bus operation, see the GPIB manual.

(continued on page 5-4)

Table 5-1
Timing and Signals

<u>Signal</u>	Description	(Generate/Turn Off
PIO	Enables RY = BPA Generates PIO	Start: Continue: Stop:	RY, PIO any RY or RSC in field 6 any M or XM in field 6
IEN	Interrupt Enable	Start: Continue: Stop:	RY, IEN RY, IEN any other
ICPN	Interrupt Clear Priority Net	Pulse	RY, ICPN
ICAI	Interrupt Clear Active Interrupt	Pulse	RY, ICAI
ENB	DMX Enable	Pulse	RSC, ENB
DATA	Enables RM = BPD	Start: Continue: Stop:	RSC, DATA RSC, DATA any other
CPN	Clear DMX Priority Net	Pulse	RSC, CPN
STROBE	I/O Bus Strobe	Start: Continue: Stop:	RSC, STROBE RSC, STROBE any other
· -	5 40 80 -80 -40	E	5 40 80 -80 -40 E
	Start Step	continue	steps Stop step
PIO	DD4 80		F
RY = PIO	BPA 80	Ę	80
IEN ICPN ICAI ENB CPN	Pulse		
) DATA	40		40
STROBE	-80		-80

Times are in nano-seconds and are nominal only.

The relationships are:

- a. Enable must be generated in a 280 ns cycle.
- b. At least a 160 ns cycle must pass after an enable before the mode lines are tested.
- c. CPN must be generated at least 200 ns before the next enable.
- d. END of Block information can only be valid on the trail edge of a CPN in a 240 or 280 ns cycle.
- e. Strobe must be generated in the step prior to the next Enable.
- f. Data must be read in before Strobe is ended (and at least 280 ns after Strobe is started).
- g. Data on output is only valid at the trailing edge of Strobe. If read from memory, and if the contents of RM are already enabled to BPD when RM is loaded from BMD, a 240 ns cycle in which Strobe ends is the minimum that allows the data to get to the controller.

5.4 INTERRUPT TRANSFERS

External interrupts operate similar to DMX with an Interrupt Enable starting the process. At the end of the Enable signal, the highest priority active device enables its address and mode lines onto the Bus. BPCOMD2 has the meaning of Memory Increment if true, and a memory increment operation is done.

For normal vectored interrupts, the address lines are read to obtain the interrupt vector location and an ICPN is issued to clear the priority net down to the active device. The rest of the net is cleared with an ICPCAI which is generated by the instruction CAI.

For non-vectored interrupts, the address lines are ignored, and the ICPCAI is issued implicitly before the ICPN.

Memory increment uses the address lines for the location to be incremented. An End of Range signal is sent back down the bus whenever the location is incremented to zero. The signal is valid only at the trailing edge of ICPN.

Timing constraints:

- a. IENB must be 480 ns long (minimum).
- b. Address lines are valid 280 ns after enable until ICPN.
- c. Mode lines are valid for test 400 ns (minimum) after IENB.
- d. ICPN and ICAI must occur in a 200 ns or longer cycle. If End of Range information is given a 280 ns minimum, ICPN is required.

The two signals cannot be generated in the same μ -step.

SECTION 6

INTERFACING TO STANDARD MICROCODE

There are only very minor differences between the basic microcode on the Prime 300 and Prime 200/100. These differences are in the Clock Field (field 8) and are primarily the addition of an RY240 clock and the loss of the RMRF280 clock.

Other differences have been explained in the previous sections.

Register assignments are common to both Prime 200 and Prime 300. These are:

Loc.	Name/Use	Mnemonic
0	X Register	RX
	A Register	RA
2	B Register	RB
3	Stack/	RS
1 2 3 4 5 6 7	Floating PT Accumulate	r FLTH
5	(double word)	FLTL
6	Visible Shift Counter	VSC
7	Program Counter	RP
10	Page Map Address	PMAR
•	Register	
11	Flex, UII Floatin	g) 11
12	Effective	1
	Address Save Point	12, EAS
13	M-scratch Scratch	
14	RY saved DMX scrato	
15	RM saved	MSAVE
16	RSC saved	RSCSAVE
17	DMC scratch	17
20		
^	Reserved for user	
	(normally DMA	
₩	channels)	
37		

The rest of this section describes using some of the features built into the existing Prime μ -code.

6.1 USING EXISTING ALGORITHMS

There are various Prime Instructions that require many $\mu\text{-steps}$ for completion. Examples include PIO, MPY, DVD, and all the floating point instructions.

The control unit and current algorithms are not set up to permit easy use of existing instructions as subroutines because all of them return to the fetch cycle on completion. To use these instructions as subroutines, the following procedure must be used:

- 1. Save (RP) somewhere (probably in memory as all the scratch registers are used by floating point).
- 2. Load a three-memory location with an "Enter and Execute" instruction point to the desired place to enter in μ -code.
- 3. Load RP with a pointer to the "Enter and Execute".
- 4. Load RY with the memory location of the memory argument.
- 5. Jump to the μ -code for the instruction.

The above process is quite painful, but step 2 can be done ahead of time and the rest can easily be a μ -code subroutine.

There are several subroutines that exist inside of the floating point package as pure subroutines. These include single and double precision load, adjust (align) and normalize routines. The linkage to the first two routines is by pushing a return address onto the three deep μ -code stack (the routines themselves use another level of the stack) and then branching to the routine.

Unfortunately, the adjust routine does not always return. If the two numbers are too far apart to be aligned, an exit directly to the normalize routine can occur.

The normalize routine itself is not really a subroutine, as it always exits to the fetch cycle.

6.2 u-CODE FOR VIRTUAL MODE EXECUTION

To produce μ -code that works on a system to be run in full virtual mode, it is necessary to:

- a. Taking DMX latency into account.
- b. Allow the external interrupts to work.
- c. Let the mapping hardware, μ -code and software work.

DMX latency is easily provided for by enabling DMX traps at least every 1.4 micro-seconds in the code.

Making code interruptible is more difficult. It is possible to use the F1 branch condition to determine if an interrupt is pending. If the condition is true, either the control panel wants a halt or a power failure has been detected or an interrupt or memory increment is requested.

These various functions may be sorted out in one of two ways.

First, a branch to location zero or FHALT can be made. This permits the processing of the external request. However, the program counter will be used on returning, so the same procedure used for calling μ -code already written as a subroutine must be used. The second method is to perform the interrupt logic in the new μ -code. This method requires additional space but permits complete control of the machine to be maintained.

Writing μ -code that operates in a virtual memory environment is even more complicated. There are two basic ways to view the problem. In the first, the new μ -code looks like a new instruction executable by the virtual user. To do this, the μ -code sequence must either be interruptible or short enough so interrupts can be locked out. Memory references must be mapped and traps must be enabled for the step that starts memory. If the cycle is a read from memory, the cycle must be finished in the same step in which it is begun. A CAM update can occur automatically. Page fault vectors can also occur. Because the program counter is automatically backed up and the instruction is re-executed after the paging software has found the missing page, the P-counter must be pre-loaded with the address +1 (FUII cleared) or address +2 (FUII set) before the memory reference is attempted, if there is a chance that the page will not be in memory.

In the second method of writing virtualizable $\mu\text{-code}$, the user "sees" an entirely different machine wholly created in new $\mu\text{-code}$. In this case, a new fetch cycle is written and the $\mu\text{-code}$ must be made interruptible. The paging problem can be handled by changing the entry point into the $\mu\text{-code}$ and allowing the P-counter (register 7) to be decremented, and the EVMX found there to be re-executed. If this is done, the user visible machine must use some other register as a virtual program counter.

SECTION 7

MICROCODE TACTICS

This section briefly describes some techniques that have been found useful in inventing and encoding $\mu\text{-code}$ algorithms. Standard good programming practices are all that are generally required, but some specific tactics have been found useful.

The primary difference between coding for a normal assembly level language and coding for Prime $\mu\text{-code}$, is the additional paralleled capability available in $\mu\text{-code}$. Conventional flow-charting techniques have frequently been found to be inadequate guides in revealing where the inherent parallelism can be exploited.

One technique that has proved useful is to break the original algorithm into:

a. Decisions:

These generally require one use of a conditional branch per decision. This requires the condition code or C-Bit to be ready at least one step before and will use fields 11 and 12. A minimum μ -code algorithm requires at least as many steps as there are decisions.

b. Constants:

Except for 0, 1, and -1, these will have to come from the μ -code. (0, 1, and -1 can be generated in the ALU.) Often it is possible to store a constant somewhere more convenient for further use so that only each distinct constant need be counted.

Because constants, like conditional branches, must use fields 11 and 12, the total of decisions and conditional branches is equal to the minimum number of steps.

c. BD use:

It is genrally possible to count the number of times some result must be put somewhere. This requires a trip through BD.

Using the information on BD use, decisions, and constants, the next step is to try to generate μ -code sequence that uses the maximum number of fields per instruction. For example, in one operation, it is possible to test and conditionally branch on the condition code, perform a memory read, transfer RM to register '12, and to set the condition code to show a zero:

CPU BB RM ALL ZERO L M 12; RMRFMRDY MREAD SETCC; JUMP ON NE TO S12

The free use of parallelism must be tempered however by remembering that it is not possible to use one field to specify two things:

ALU RA PLUS RCM = 1 =>RM; NOP GO TO \$12

will not work because fields 11 and 12 are twice specified; once by the RCM = 1, and once by the GO TO.

The following, however, is legal:

ALU INC RA =>RM NOP; GO TO S12

It accomplishes the same thing as the previous example, but only uses fields 11 and 12 once, for the GO TO.

Some other examples of exploiting parallelism include:

1. Increment RP RP and RY load the shift counter with a -15.

CPU AL RCM NX INC 1 M RP; RYRF240 NOP LOADRSC; DATA -15

2. Shift RA the number of places in the shift counter, return to the fetch cycle when finished:
Load the C-bit with the bit shifted out of RF01.

CPU RFLS 7 ALL 7 0 M RA; RF240 RF01 INCRSCF; JUMP ON RSCNEM1 TO *

3. Perform a subtract of RM and RA; to RA, Jump on a not equal condition.

ALU RA MINUS RM RA SETCC; JUMP ON **NE** TO S12 Use of scratch registers is another area where considerable speed increase can often be realized by carefully assigning the use of the available registers. Within the register file, registers 11, 12, and 13 are always available. Registers 0 - 6 are also open if their function in normal $\mu\text{-code}$ can be ignored. For example, 4, 5, and 6 are available if the floating point accumulator can be destroyed.

The registers RM and RY are also open. These have some extra power. They are always available, and transfers from one to the other, or to any register in the file takes only one step. Transfer from one register in the file to another takes two steps (using RM or RY for intermediate storage). A number in RM or RY may be TWO's complemented in one step. However, if RY is both the source and destination for an operation, neither the C-bit nor the condition code is valid.

Finally, if a register is required for a very brief period, then registers YSAVE, MSAVE, RSCSAVE and 17 are available, if no DMX traps or page traps are permitted during the time the register is in use.

The use of high-speed registers, instead of memory, gains an immediate improvement of at least seven times in access time. In addition, a single micro-step can select a register, then read and modify it.

SECTION 8

MICROCODE WRITING AND IMPLEMENTING

8.1 GENERATION PATH

- 1. Generate μ -code algorithm.
- 2. Select Program Organization.

This activity includes selection of program segments and subroutines, register assignment and other general tasks. Flow charting could be part of this step.

3. Generate Code.

It is at this time that parallelism is exploited and the logic reduction effort is most intense.

4. Create Source.

During this step, detailed knowledge of the system editor (ED) and $\mu\text{-code}$ assembler formats is required. Section 8.2 and 8.3 covers this information in detail.

5. Assemble Source.

If step 4 has been properly done, inputting the DOS command: PMA Filename (Filename) is all that is required.

- 6. Print Listing.
- 7. Examine and correct assembler flagged errors.

Section 8.3.5 covers some of the more frequently encountered errors.

- 8. Repeat 5, 6, and 7 until no errors are detected by the assembler.
- 9. Prepare a load module for WCS. See Section 8.4.
- 10. Load the WCS board and begin debug. Section 8.5 contains some examples and details of this process.
- 11. Correct errors found in debug on the source and repeat steps 5-10 until program is judged to be working.
- 12. Finished.

8.2 SOURCE CREATION

Source code must be generated in a form compatible with the PMA assembler and also with the macro package called MA which acts as a microcode assembler. In the remainder of this section, it is assumed that the user has a detailed knowledge of ED and how to use it. However, a few notes should prove helpful.

8.2.1 Ed Notes

- a. The tabset normally used is 8, 16, 21, 24, 32, 39, 45, 51
- b. Semi-colons are frequently required to indicate a µ-code line is continued on the next source line. The editor will not accept them. One strategm for inserting semi-colons is to substitute another character (§ or #, etc.) for the semi-colon and then changing all of these characters to the semi-colon using a global Change command to the Editor.

8.2.2 Normal Source

In addition to the μ -code steps themselves, additional instructions are necessary or customary. The following shows a typical example of μ -code source:

* SAMPI	LE MICRO-CODE	/Line for printout header.
P300 XS	SET 3	/Required - sets assembler for WCS.
\$INSERT	MA	/Load in μ -code macro masters.
IDNT	(SAMPLE MICRO-CODE)	/Required - see 8.3.1
ORG	\$C00	/WCS starting address

END

(body of u-code)

8.3 MICROCODE ASSEMBLER

The microcode assembler consists of several macro calls. The detail of the mnemonics and format is summarized in Appendices A and B. There are also several utilities associated with the assembler.

The microcode assembler uses the idea of fields. Fields are given argument numbers by position starting with argument one (1) as the first value after the macro. By definition, argument 0 is the label. Each argument must be separated by a comma or by one or more spaces. Null arguments are assumed to take a default value. (Zero for all fields except 3 and 10 which have 2 and 4 as default.) Several examples are given to show how the assembler interprets spaces and commas.

```
#1 CPU RF,,,,,RA... /5 blank Fields
#2 CPU RFA,,,,RA... /5 blank Fields
#3 CPU RFA,,,,RA... /5 blank Fields
#4 CPU RF,AA,,,,M,RA /4 blank Fields
```

Normally, the position of an argument determines its interpretation. For example, the CPU macro typically contains 12 fields and, hence, 12 arguments. The RR Macro can contain as few as two and as many as six arguments and be meaningful.

Exceptionally, items that resemble arguments (i.e., they are separated by commas or spaces) can be interpreted as simply adding to the readability of the macro without being further interpreted by the macro. Examples of this type of word for the CPU ALU and RR macros are "ON" and "TO" and "=>". They are formally termed "noise words".

Also to be contended with, are words that serve to define the argument following it as an argument with a specific number regardless of position. Examples of these "positional noise words" are "C=", "TR=", "=", and "+". These words can be anywhere in the argument string and serve to identify the following argument as having a specific "place". Note that "+1" is interpreted far differntly than " $\Delta + \Delta 1$ ". In the former case, a 1 is added to the value of the previous symbol. In the latter, field 5 is set to 1.

Another feature of microcode fields 6 and 12 is that arguments can be 'or'ed together within parenthesis. There is a limit of 32 characters that may be in the area enclosed by parenthesis.

8.3.1 Auxiliary Macros

(label) IDNT ARG1, ARG2 . . . ARG10

There can be up to 10 arguments of up to 30 characters each. (This serves as header for the tape listing.) This macro is required before other μ -code to initialize the microcode assembler.

Example: IDNT (PRIME 211 REV E MICRO-CODE),_;
(PRE-RELEASE VERSION),_;
(APRIL 9, 1973)

(label) ORG ARG1

ORG is part of the full symbolic statement label capability in this assembler. Labels are maintained and usable in exactly the same way as for standard assembler code. * can also be used as can *-1 and *+1, etc. ORG is useful for absolutely positioning a given statement (like a trap location).

8.3.2 CPU Macro

This macro simply encodes on a field by field basis the symbols defined for each microcode field as defined in Appendix A. It is normally used when the activities desired cannot be conveniently specified using the RR or ALU Macros. The limitation is that no self-checking is done so illegal clock speeds and nonsense transfers are as happily assembled as legitimate instructions. Let the user beware!

8.3.3 RR Macro

The Register to Register transfer Macro is intended to be used for non-arithmetic transfer operations of a normal sort. The chores of allowing proper clocks and traps is taken care of implicitly. Additionally, Register file selection is checked to find if the same register is used for both source and destination. If not, an error is logged.

Appendix B defines the format and symbols of the RR Macro. The RR Macro automatically selects the proper values for fields 1 to 12. However, argument <3> can be used to override the normally selected NOP and TR=, C=, and = override fields 3, 9, and 11 and 12, respectively. (Note that C=, TR= and = must have at least one space on either side.)

The fastest clock possible for the options selected is chosen.

For clocking RY or No destination traps are set = NX unless otherwise specified.

Note that IAC's do not change the chosen clock.

8.3.4 ALU Macro

The ALU Macro is intended to be used for arithmetic operations of a normal type. Like the RR macro, the fields are implicitly filled where possible. Appendix B shows the format and special symbols used in the ALU macro.

8.3.5 Microcode Error Messages

The Micro-code assembler has various cryptic methods of informing the user of his transgressions. Frequently, a major disaster is flagged with a little comment. On the other hand, a missing space or comma can generate a string of up to 14 errors.

Figure 8-1 shows a simple micro-code program with problems.

Example 1 shows the ordinary result of mistyping a field symbol. In this case, field 2 (BB select) was typed in as BB instead of RCM. The macro package appended a B\$ to the label and found the results undefined. This problem is shown by the error message that includes the comments "BB evaluate".

Example 2 demonstrates the type of error statement which can be expected from the attempt to transfer information from one register in the file to another in one instruction. (In this case, both RA and RB are used.)

Example 3 shows the typical result of forgetting the comma required to define the missing field. The line should be:

ALU INC RS => RS , JUMP ON EQ TO START

Example 4 shows the consequence of the omission of a single field (BB select) in a CPU macro. Each following field is misdefined, producing error statements for all of them. Note that after each XSET there is a "letter" \$ followed by one of the source fields. The comments areas show the field that the assembler thought it was working on.

```
(0851)
                                                   (PRIME MICRO-CODE -- ERRORS)
                                          IDMT
                           (0852) * ERRORS SAMPLE MICRO-CODE
                           (0833) *
                           (0854) START
                                          CFU
                                                   88
                                                       EE
                                                              NX
                                                                    ZERO
                                                                                          RA
                                                                                   14
                           (0855)
                                                   RF286
                                                              NOF
                                                                    SETCC DATA 1234
                 699999
                           (ML01) BBV#
                                          WEET
                                                    E#EE
                                                                    BB EVALUATE
      666. ERIC 1007 6666 6502
                                                   RA FLUS RM => RB / JUMP ON NE TO START
                           (8656)
                                          ALU
                           (ML01)
                                          FAIL
                                                   ILLEGAL RF USAGE
      001. 8560 2004 0004 4000
                           (6857)
                                          ALU
                                                   INC RS => RS JUMP ON EQ TO START
3.
   U
                                                    J#JUMF
                           (MLØ1) IAV#
                 ପ୍ରତ୍ରତ୍ରତ୍ର
                                          MSET
   ij.
                 9999955
                           (ML82) EMV#
                                          KSET
                                                    K≉EQ
                                                                   EM EVALUATE
   V
                 666666
                           (ML02) ERB# X5ET
      962. 8264 3566 0666 0666
                                          CPU
                           (8858)
                                                   ROM ALL
                                                              Ø
                                                                                   R6 >
                                                                     ŭ
                                                                            14
4.
                                                                   SETCC DATA 1234
                           (0859)
                                                   RF280
                                                              COUT
                 000000
   U
                           (ML81) BDV#
                                                                    BD EVALUATE
                                          XSET
                                                    A#RCM
                           (ML01) B5V$
(ML01) AMV$
                                          XSET
XSET
                 0000000
                                                                    BB EVALUATE
                                                    E≢nilL
   U
                 <u>୭୭୮ ଚ୍ଚ</u>
                                                                  AM EVALUATE
                                                    E#iii
   U
                 866666
                           (ML61) BRV#
                                          XSET
                                                    F#RA
                                                                   BR EVALUATE
                           (ML02) AVF4$ XSET G$RF260
                 888888
                                                              RF ITEM EVALUATE
   U
                 0000005
                           (ML81) CLV#
                                                    H≢CGUT
                                          KSET
                                                                     CL EVALUATE
   U
                 999999
                           (MLG1) CSV#
                                          MSET
                                                    I#SETCC
                                                                      CS EVALUATE
   U
                 000000
                           (ML61) IAV#
                                                    J∌DATA
                                          WEET
                                                                     IA EVALUATE
   U
                 888888
                           (ML02) EMV#
                                          XSET
                                                    K#1234
                                                                     EM EVALUATE
                           (MLG2) ELB# K5ET
   V
                 000000
                           (ML02) ERB$ WSET
                 999999
      ପର୍ଚ୍ଚ ପ୍ରତ୍ୟ ପ୍ରତ୍ୟ ପ୍ରତ୍ୟ ପ୍ରତ୍ୟ
```

Figure 8-1. Errors Sample Microcode

8.4 PREPARATION OF A LOAD MODULE

After a microcode assembly has been successfully completed, a procedure must be performed to generate a block of code suitable for loading WCS.

The assembly produces an object file of microcode that must be loaded using the loader.

A sequence to do this is:

```
FILMEM
LOAD
LO B ← (filename)
MA
QU
```

This sequence generates a memory image of the microcode starting at '10,000+ 4*(starting microcode address). For the WCS starting address, this is '10000+ \$C00*4 = '40000. A 256 word module uses 256 * 4 = 1024 = '2000 words of HSM. This module may be directly loaded into the WCS board, or it may be saved on the disk.

8.5 WRITABLE CONTROL STORE BOARD (WCS) OR EXTEND CONTROL BOARD (XCS)

The XCS option provides extended microprogramming capability to Prime central processors and microprogrammed options. XCS features include:

- 1. 512 words of PROM for extending the central processor microcode (FPROM).
- 2. 512 words of PROM for further extension of central processor microcode with reduced control unit speeds (SPROM).
- 3. 256 words of writable RAM (random access memory) designated as Writable Control Store (WCS) used for further extension of central processor or microprogrammed controller microcode. WCS can also be used for dynamic microprogram testing and execution from either central processor or microprogrammed controllers when used in the simulator mode. When operating in simulator mode, the simulated module is disabled and WCS data is provided whenver the simulated module is addressed.
- 4. Provisions are included for connecting an external PROM copier to allow PROM programming utilizing data from WCS.

5. A Field Engineering Panel Interface is included as an aid for troublishooting the central processor and the XCS. Switches and indicators are contained on the standard FEP hand control.

8.5.1 PROM COPY Interface

The PROM COPY Interface consists of a cable between XCS and a PROM copier. Addresses to this site are provided from the PROM copier and are sent to WCS. Data to this site is provided by bits 61 through 64 of WCS and is sent to the PROM copier. The procedure for copying PROM is as follows:

- 1. With power OFF, connect PROM copier to XCS.
- 2. Turn power ON.
- 3. Insert new PROM in copier.
- 4. Execute a CRA and an OTA '324.
- 5. LDA with data to be programmed into location 0 of PROM in bits 13 through 16 of A register.
- 6. Execute four OTA '124 (data is written into proper cell during 4th OTA).
- 7. LDA with data to be programmed into location of PROM into bits 13 through 16 of A register and continue as in E and F above until all 256 locations are loaded.
- 8. LDA = '040000
- 9. OTA '324
- 10. HLT
- 11. HLT (or JMP to suitable terminal I/O response routine).
- 12. Depress PROM copier button.
- 13. Verify copy.
- 14. Remove PROM and insert new PROM.
- 15. Start CP and jump to routine to load WCS with next data to be copied.
- 16. Go to 4 above.

8.5.1.1 Instructions for Use of PROM, µ-Code Program

For example programs, see Appendix E.

8.5.2 FPROM Interface

The FPROM Interface consists of a central processor BCY (control memory address bus) buffer and address decoder plus 13 or 26 PROMs.

8.5.3 SPROM Interface


The SPROM Interface consists of the following:

- 1. A multiplexer for selecting central processor BCY.
- 2. Either 13 or 26 PROMs.
- 3. A data buffer for interfacing with the central processor.
- 4. Dip sockets wired to address and data for interfacing to external microprogrammed controllers.

8.5.4 WCS Interface

The WCS Interface consists of the following:

1. An incrementing register used for loading/fetching data into/from WCS. The WCS will pack four central processor words into one microprogrammed word, then increment the WCS address register (see below).



2. Module decoders for disabling the simulated module of the central processor, XCS, or external microprogrammed controller. These signals are sent to the controller as DSMODn where n equals the module to be disabled.

- 3. A WCS address multiplexer for selecting one of the following:
 - 1. PROM copier
 - Central processor BCY
 - WCS address (used when writing into or fetching data from WCS)
- 4. An address comparator used to enable WCS when addressing a simulated module.
- 5. 52 RAMs

060625: 06.040000A 080627: 06.176000A

8.5.4.1 WCS LOAD PROGRAM

SAMPLE SIMPLE WCS LOAD PROGRAM

PAGE 6661

```
(0001) * SAMPLE SIMPLE MCS LOAD PROGRAM
                   (0002) +
                   (8883) *
                              PROGRAM ASSUMES U-CODE STARTS AT 440000 (AS STANDARD
                   (0001) * NCS CODE DOES) AND LOADS ALL 256 WORDS OF MCS.
                   (0005) +
                             A NON-ZERO A REGISTER SETTING ON ENTRY WILL BE USED TO
                   (0005) +
                   (0007) * OVERRIDE THE DEFAULT '40,000 SETTING.
                   (0008) *
                   (0009) + A NON-ZERO B REGISTER SETTING ON ENTRY WILL BE USED TO
                   (0010) * OVERRIDE THE STANDARD NOS MODE TO ENTER SIMULATE MODE
                   (0011) * WITH SIMULATION OF THE ADDRESS SPACE SPECIFIED IN B.
                   (0012) +
                   (0013) +
                              THE ROUTINE CAN ALSO BE USED AS A SUBROUTINE BY INSERTING
                   (0014) *
                   (8015) * AN ENTRY POINT BEFORE START, AND EMITING WITH A JMP*
                   (0016) +
                   (0917) *
                                 REL
                   (0019)
                   (8849) *
явееяе :
                   (0020) START ELM
                                                              INITIALIZE WOS
                                          44.724
000001:
         031724
                   (8821)
                                  OCP
                                          -- 49999
                                                              DEFAULT START
0000002 35.000036
                   (8822)
                                  LDM
0600007
        100040
                   (0023)
                                  SZE
000004 35.000001A (0024)
                                 LDM
                                                              SPECIFIED START
699995 92, 999927 (9925)
                                          --(256+4)
                                                             # OF WORDS
                                 LDA
                                          COUNT
899896: 04.898925 (0826)
                                  STA
888867: 22.868888R (8827) LOOP
                                 LDB
                                          0.1
000010: 170124 (0028)
000011: 01.000010 (0029)
000012: 44044
                                                             LOAD 1.74 WSC WORD -- WCS BUMPS OWN POINTER
                                  OTE
                                          4124
                                  TME
                                          +-1
                                  TRY
         140114
000017: 12.000025 (0031)
                                         COUNT
                                  189
                                          LOOP
000014: 01.000007 (0032)
                                  JMP
000015:
         031724
                   (0033)
                                  OCF
                                          11724
                                                              RESET WOS BOARD
000016:
         140204
                   (8824)
                                  MOS
         161646
                   (0035)
                                  SNZ
000017:
                   (0036)
                                                              RETURN OR JMP TO PROGRAM.
                                  HLT
         999999
രദരദേശം
                                                              OUTPUT SIMULATE STARTING ADDRESS
                                          7224
0000011
          170324
                   (0027)
                                  OTR
                   (0028)
                                  TMP
666622: 61.666621
                                                              ENTER SIMULATE MODE
                                  OCP
                                          1324
0000027: 020324
                   (9929)
                                                              RETURN OR JMP TO PROGRAM.
         000000
                   (9848)
                                  HLT
999924:
                    (0041) +
000005: 00.000000 (0042) COUNT DAC
                   (8842) +
                                  EMD
          009026
                   (0044)
```

8.5.5 Firmware Description

Table 8-1 describes the allocation of CP/XCS microprocessor address space.

Table 8-1
All addresses in hexadecimal.

		MODULE	
000 - OFF 100 - OFF	СРИ	0 1	
800 - 8FF 900 - 9FF	SPROM	4 5	
400 - 4FF 500 - 5FF	FPROM	2 3	
C00 - CFF	RAM	6	

Portions of XCS that are used with the central processor should follow the standard formats.

A. Field 8, Destination and Time of cycle. Times are specified (see Section 3 - Timing).

CP Simulator Mode - When RAM is utilized in the simulator mode, the microcode must be written with field 8 times equal to that required for the address space that is being simulated. WCS hardware delays are introduced when entering this mode to compensate for any restrictions that might otherwise be imposed by field 8.

8.5.6 Software Description

In addition to standard I/O instructions, the XCS utilizes four instructions that are restricted.

		OP CODE
ERMX - Enter	Paging Mode and jump to XCS \overline{V} irtual Mode and jump to XCS \overline{R} estricted Mode and jump to XCS \overline{P} aging Mode and jump to XCS	'237 '723 '721 '235

Each of these instructions have the following format and require three HSM locations:

CP word n	(instruction word)
n+1	(pointer to address m)
m	(address in XCS to jump to)

8.5.7 I/O Instructions

The XCS is always ready and always skips on its INAs and OTAs. OCP '1724 - INITIALIZE

Places WCS in same status as following a MASTER CLEAR with the exception of the clock slow down, which is not disabled until initiation of the next instruction. WCS address register and comparator are set to a default address of \$C00. (\$ indicates hexadecimal notation.) Simulator mode is disabled. Copy address is disabled.

OCP '324 - SIMULATE MODE

- 1. No external microprogrammed option attached.
 - a. Lengthens all micro instructions by 80 nanoseconds.
 - b. Disables the simulated module associated with the central processor.
 - c. Provides WCS data to the central processor whenever the disabled module is addressed.
- 2. External microprogrammed option attached.
 - a. Disables the simulated module associated with the microprogrammed option.
 - b. Provides WCS data to microprogrammed option whenever the disabled module is addressed.

NOTE: IF SIMULATING CENTRAL PROCESSOR MODULE Ø or 1 CARE SHOULD BE TAKEN TO ENSURE COMPATIBILITY OF
MICRO-STEPS FOR A SMOOTH TRANSITION FROM THE ACTIVE
MODULE TO THE SIMULATED MODULE. OCP SIMULATE MODE
TAKES EFFECT DURING THE OCP OR THE FOLLOWING INSTRUCTION. PROVISIONS HAVE ALSO BEEN INCLUDED TO ENTER
SIMULATE MODE BY MEANS OF A SWITCH (SS3 ON FEPII).

OTA '324 - OTA ADDRESS

- 1. Output the starting address of the WCS microcode addresses to be loaded, fetched, or simulated. If loading for normal WCS mode into location \$C00, no OTA '324 is necessary if no prior OTA '324 has been issued. If loading any other address or consecutive addresses, the starting address must be OTA'd. Only one module at a time can be simulated, therefore, care should be taken to avoid outputting words across the module boundary. Only entire 256 word modules can be simulated. Any individual word or consecutive words being simulated can be changed by disabling simulator mode (OCP initialize), OTA the individual address to be changed, OTA the data to be changed, OCP Simulate Mode.
 - Select PROM copier for address to and data from WCS if bit 2 of the A register is set.
 - 3. Deselect PROM copier if bit 2 of A register is not set.

OTA '124 - OTA DATA

 Loads data into WCS from the A register. When used with the central processor, use the following format:

Word 1	1	RCC			16
Word 2	17	RCC			32
Word 3	unused		45	RCC	48
Word 4	49	RCC			64

The above format is generated from a LOAD.

2. Increment WCS address register after four OTAs.

INA '1124 - ID NUMBER

The format of the data is as follows:

1	3 4		8	9	10	11	16
0 0	0	SLOT	#	0	0		<u>'24</u>


PROGRAMMING NOTES


- 1. When using WCS in its normal mode, no OCPs or OTA address are necessary. Powering on of the central processor sets the XCS into the normal (addresses equal \$C00 \$CFF) WCS mode. Simply OTA the data to load WCS. The data is now available for execution. Halting the processor and master clearing does not affect the data. WCS data is available(just as the standard central processor PROM data is available) simply by addressing it.
- 2. When using XCS in simulator mode, first OTA a starting address then OTA the data and finally, OCP Simulate Mode. To leave Simulate Mode, issue an OCP initialize or Master Clear.

3. To add 80 nanoseconds to all microcode steps, issue an OCP simulate after an OCP initialize or master clear or use SS3 on REPII (maintenance troubleshooting feature).

Note: Do not address SPROM after OTAing a SPROM address without first initializing (OCP '1724) or entering simulate mode (OCP '324).

APPENDIX A BLOCK DIAGRAM, MICROCODE FORMAT AND FIELD DESCRIPTIONS





MICROCODE FORMAT (CPU)

APPENDIX A (cont)

Basic M-code Field Description

Figure 1

	FIELD DESCRIPTIONS	ROM BITS
Field #1	BD Source Select	RCM 01-03
Field #2	BB Source Select	RCM 04-06
Field #3	Trap Control 2	RCM 07-08
Field #4	ALU Select	RCM 09-12
Field #5	Arithmetic Carry/Mode Control	RCM 13-14
Field #6	RF Source Select (BRFA) 2	RCM 15-16
Field #7	Register File Source Select	RCM 17-20
Field #8	BD Destination and Clock Control G	RCM 21-24
Field #9	Carry Source, Main Memory Operation	RCM 25-28
Field #10	Independent Actions $ u_{i}$	RCM 29-32
Field #11	Emit Select	RCM 45-46
Field #12	Emit Field \ \ 6	RCM 47-64
	Reserved for Future Use \ 2	RCM 33-44

	""	D-BUS SOURCE SELECT								
		Destination = D-Bus (BDx				Shift E	nd Condit	ions*	Modifyir	ng Fields
Field #1	Source	01 02 03 04 05 06 07 08 09	10 11 12 1	3 14 15 10	5 BD16	BD02	BD01	Link**	Field #2	Field #4
RF,(blank)	RFxx	01 02 03 04 05 06 07 08 09	10 11 12 1	3 14 15 16	RF01		RF02 RF02 RF02	RF01 don't care RF01	7, BTH 1,KEYS,RSC 3,RM	7 8 7
1, RFLS	RFxx	03 04 05 06 07 08 09 10	11 12 13 1	⁴ 15 16 1	Link Link Link		• RF01 • RF02 • RF02 • RF01	RF02 DIVGQ1 DIVGQ1 RF02	7,BTH 3,RM 3,RM 3,RM	3,ZERO,2A 9,SUB 6,XOR,ADD 3,ZERO,2A
2, RFRS	RFxx	02 03 04 05 06 07 08	09 10 11 1	2 13 14 15		RF01 RF01 RF01 Link RF01	RF01 0 RF16 RF01 Link	RF16	3,RM 5,BPA 2,RY 0,RM08,SI, 1,KEYS,RSC	6,ADD 6,XOR,ADD 6,ADD 6,XOR,ADD 6,XOR,ADD
		09 10 11 12 13 14 15 16 01 01 02 03 04 05 06 07 08 09				RF01	RF01	RF16	3,RM	6,XOR,ADD
5, ALLS		02 03 04 05 06 07 08 09 10						DIVGQ1	3,RM	6 or 9
	- 1	01 01 02 03 04 05 06 07 08 01 02 03 04 05 06 07 08 09						AL16	3,RM	6,XOR,ADD
RFLS Regis RFRS Regis L(xx) Arith	ter Fi ter Fi metic 8	le (bit xx) le left shifted one bit le right shifted one bit la Logic Unit (ALU)(bit xx) tes swapped	ALLS ALRS BB(xx) BD(xx) DIVGQ1	ALU right B Bus (b) D Bus (b)	nt shift it xx) it xx)	ed one bi ted one b	it s	t is possibl hift end con over all the f enabled by	ditions, but useful case	t these






Figure 4



Field #3 =	Control		
0, NONE	No Traps		
1, TDMX	DMX Only		
2, NX, (blank)	All but DMX		
3, ALL	All Traps		



EXPLANATION OF MICROCODE TRAPS:

Priority Highest	Hardwired Trap	
to Lowest	Address (Hexidec.)	Description
1	6E	Missing Memory Module (generates interrupt)
2	6C	Memory Parity (generates interrupt)
3	6A	Central processor parity (generates machine check interrupt)
4	68	Restricted execution mode (generates interrupt)
5	66	Fetch read address trap (put RF into RM as appropriate instead of main memory to RM, load F01 and F02)
6	64	Read address trap (put RF into RM as appropriate instead of main memory to RM)
7	62	Write address trap (put RM into appropriate RF instead of main memory).
8	60	Page fetch read address trap (the CAM must be filled with the new page pointer if available; if not, generage a page fault interrupt; load F01 and F02)
9	7C	Page trap (same as 60 without loading of F01, F02)
11	72	Page writer violation (generates interrupt)
12	70	DMX (performs a DMX transfer without changing user execution flow)

Field #4	Field #5 = 0, (blank)	function of its inputs Field #5= 1, PLUS1	Field #5 = 2, CBIT	Field #5 = 3, L
D, RF, INC. 1, AND 2 3, ZERO, 2A 4, OR 5, B, BB 5, XOR, ADD 7 8 9, SUB 10, BBN 11, NOR 12, MINUS1 13 14 15, RFNOT, ANOT, DEC	RF (RF ∧ BB -) + RF RF ∧ BB + RF RF + RF RF ∨ BB (RF ∨ BB -) + (RF ∨ BB) RF + (RF ∨ BB) RF + (RF ∨ BB) RF + (RF ∨ BB) RF + BB - 1 (RF ∧ BB - 1 (RF ∧ BB) + (RF ∨ BB - ⇒) RF + (RF ∨ BB - −) -1 (RF ∧ BB - −) -1 RF ∧ BB - 1	RF + 1 (RFA BB) + RF + 1 RFA BB + RF + 1 RF + RF + 1 RFVBB) + (RFVBB) + 1 RF + BB + 1 RF + (RFVBB) + 1 RF - BB (RFABB) + (RFVBB) +1	RF + FCBIT (RF A BB) + RF +FCBIT RF A BB + RF + FCBIT RF + FF + FCBIT RF V BB + FCBIT (RF V BB) + (RF V BB) + FCBIT RF + BB + FCBIT RF + (RF V BB) + FCBIT RF - BB -1 + FCBIT (RF A BB) + (RF V BB) + FCBIT RF + (RF V BB) + FCBIT RF + FCBIT (RF A BB) -1 + FCBIT RF A BB) -1 + FCBIT RF A BB) + FCBIT RF A BB) + FCBIT	RF RFABB RFABB 0 RF ✓ BB BB RF♥BB RFA BB RF ✓ BB (RF♥BB) 1 (Logical) RF ✓ VBB (RFABB) 1 (FFABB)

ALU	Arithmetic and logic Unit
AL	ALU output
RF	Register File
BB	B Bus
FCBIT	Corry hit.

- + Add (ArithmeticADD)
 Subtract (arithmetic Minus)
 ∧ AND
 ∨ Inclusive OR
 + exclusive OR
 -- NOT

Figure 5

			Figure 6	Expansion of Fi	ield #7 for Field #	6 = 1-3
Fields	#6, #7: REGIS	STER FILE SEI	ECTION	Field #6 = 1, XM	Field #6 = 2, RY	Field #6 = 3,RSC
Field #6=	BFRA= Field #7 =		Description/Comment (Std. Macro-Instruction Use)	Field #7 =	Field #7=	Field #7=
0, M , (blank)	0,RX,(blank) 1, RA 2, RB 3, RS 4, FLTH 5, FLTL 6, VSC 7, RP 10, PMAR 11, 12, EAS 13 14, YSAVE 15, MSAVE	0, RX 1, RA 2, RB 3, RS 4, FLTH 5, FLTL 6, VSC 7, RP	X Register: Index Register A Register: Arith, Shift, I/O B Register: Ext Arith, Shift Stack Pointer Floating Point High Floating Point Low Visible shift counter Accumulate P Register: Program Counter Page Map Address Register Scratch: \(\mu\)-code Scratch Location Effective Address Save for ILL, UII, Scratch: \(\mu\)-code Scratch Location Scratch: \(\mu\)-code Scratch Location Scratch: RY Save for Control Panel \(\frac{8}{2}\) IMA Scratch: RM Save for Control Panel \(\frac{8}{2}\) DMA Scratch: RSC Save Location Scratch: \(\mu\)-code Scratch Location	O,(Blank) 1, Disable All even numbers operate same as 0: odd as 1. future Prime processors may use 2-17 for additional capabilities	0, (Blank) 1, PIO 2, IEN 3=1A2 4, ICPN 5=1A4 6=2A4 7=1A2A4 10, ICAI 11=1A10 12=2A10 13=1A2A10 14=4A10 15=1A4A10 16=2A4A10 17=1A2A4A10	0, (Blank) 1, ENB 2, DATA 3=1A2 4, OPN 5=1A4 * 6=2A4 7=1A2A4 10,STROBE 11=1A10 12=2A10 13=1A2A10 14=4A10 15=1A4A10 16=2A4A10 17=1A2A4 A10
1,XM 1,XM 2,RY 3,RSC	O,(blank) 1,DISABLE O,(blank) O (blank)	O,RX - RY RSC	Select Index Register Disable Register File RY12-16=BFRA RSC12-16=BFRA		*resulting a is question	
2,RY 2,RY 2,RY 2,RY 3,RSC 3,RSC 3,RSC 3,RSC	1, PIO 2, IEN 4, ICPN 10, ICAI 1, ENB 2, DATA 4, CPN 10, STROBE	Function Generated ERYBPA BPCPIO BPCIEN BPCICPN BPCCHI BPCDEN ERMBPD BPCDCPN BPCSTRB	Enable RY on to BPA BPA stable for PIO transfers Staticize Priority Interrupts Reset Interrupt Priority Net Clear Highest Active Priority Interrupt Staticize DMX Requests Enable RM on to BPD Reset DMX Priority Net Strobe DMX Transfer	8. BRC:	CYCLE N CYCLE N CYCLE N CYCLE N CYCLE N FILL 19=0 BiT 19=0 FC IPCN FCCHI DEN bit 19=0 or field *6 CDCPN bit 17=0 or	ERYBPA BPCPIO 3PCIEN **RSC ERMBPD
			A-6	ì		

Field #8: CLOCK CONTROL PRIME 200

Clock Control Field # 8 =		egister at end of cle Destination	Nominal Cycle Time (ns)	Cycle Extended Until
0,200, (blank) 1, RM160 2, RM200 3, RMMRDY 4, RM280 5, RMMFMRDY 6, 280 7, RY280 8, RY200 9, RF160 10, RF200 11, RF240 12, RF280 13, RYRF280 14, CLMCLFCLI	BD B	RM RM RM RM RM RM RM RM RF RY RY RY RF	200 160 200 240 280 280 280 200 160 200 240 280 280	-

RM = Memory Data Register

MRDY = Memory Access Completed

BRM = RM Bus Note: BRM = BD if RCM25 = 0 = BMD if RCM25 = 1

YBSY-- = Memory Cycle Completed

-- = ''NOT''

BMD = Memory Data Bus

BD = D=Bus

F01 = Indirect Address Mode

Figure 7

F02 = Indexed Address Mode

Field #8: CLOCK CONTROL PRIME 300

Clock		at end of	Nominal	C. I. Fotondad
Control	cy	cle	Cycle	Cycle Extended
Field # 8 =	Source	Destination	Time (ns)	Until
0, 200	_	-	200	-
h. RM160	BD	RM	160	-
2. RM200	BD	RM	200	YBSY-
3, RY240	BD	RY	240	YBSY-
4. RM280	BD	RM	280	
5, RMRFMRDY	BMD	RM	240	MRDY
	BD	RF	200	
6. 280	-	-	280	MOTOV
7, RMMRDY	BMD	RM	200	MRDY
8, RY200	BD	RY	200	YBSY-
9, RF160	BD	RF	160	
10, RF200	BD	RF	200	
11, RF240	BD	RF	240	
12, RF280	BD	RF	280	
13, RYRF240	BD BD	RY RF	240	YBSY-
14, RY280	BD	RY	280	YBSY-
17, 1(1200	BMD	RM		
	BD	RF	200	
15. CLMCLFCLI	BRM	F01		MRDY
is, curcurcus	BRM	F02		
	1			

RM = Memory Data Register

MRDY = Memory Access Completed

BRM = RM Bus Note: BRM = BD if RCM25 = 0 = BMD if RCM25 = 1

YBSY-- = Memory Cycle Completed

-- = ''NOT''

BMD = Memory Data Bus

BD = D=Bus

F01 = Indirect Address Mode

Figure 7A

F02 = Indexed Address Mode

Figure 8

Field #9: CARRY SOURCE, HSM OPERATION

Field #9 =	Signal Enabled on to Carry	Field #9 =	Memory Action Initialized
		Mapped Refere	nce, if in Page Mode; if not, Absolute Refer.
0, NOP, CNOP, (blank)	None (Link disabled)	8, MREAD	Read Memory (HSM-01-16→ BMD 01-16)
1, DIVER,LINKS	Divide overflow, or Link source	9, MRBW	Write Right Byte (RM01-16 → BMD 09-16 → HSM 09-16;
2, COUT	True 16 Bit carry	10, MLBW	HSM 01-08 unchanged) Write Left Byte (RM01-16 → BMD 01-08 → HSM 01-08;
3, BD01	D-Bus bit 01 (BD01)	11, MWRITE	HSM 09-16 unchanged) Write Memory (RM01-16 → BMD 01-16 → HSM 01-16)
		Absolute Re	eference, independent of Page Mode
4, LINK	None (No change but LINK enabled)	12, AREAD	Read Memory (HSM01-16 → BMD 01-16)
5, RF01	Register File bit 01 (RF01)	13, ARBW	Write Right Byte (HSM 01-08 unchanged; RM01-16 → BMD09-16 → HSM09-16)
6, SOVFL	Shift Overflow (ALFHFT)	14, ALBW	Write Left Byte (HSM09-16 unchanged RM01-16→BMD 01-08 → HSM01-08)
7, AOVFL	Arithmetic Overflow (ALOVFL)	15, AWRITE	Write Memory (RM01-16 → BMD01-16 → HSM01-16)

Figure 9

Field #10 =	Field #10: INDEPENDENT ACTION Independent Action
O, JAMF	0→RCY05-16 (Go to Fetch)
1, INCRSCF	RSC + 1→RSC; 0→RCY 05-16 (Increment Shift Register (RSC); Go to Fetch)
2, RESTJAMF	Cause a Restricted Execution Trap if Restricted Execution Mode is set; Go to Fetch
3	0→RCY05-16 (Go to Fetch) Future processor models may expand definition
4, NOP, (blank)	No Operation
5, INCRSC	RSC + 1→RSC (Increment Shift Register (RSC))
6, REST	Cause a Restricted Execution Trap if Restricted Execution Mode is set
7, SETCC	Set Condition Codes: Staticize "ALO1", "ALO1-16 = 0" at end of cycle until
8, LOAD256K	RY15,16 -> RY99.00 if RCM02=0 RPAGE OF PAGE OF A PAGE OF A
9, FORCERD	Address bits for DMA, DMT) Force absolute memory reads without changing memory request status flops (MWLB, MWRB). Used to read memory map after a page fault. Will override a concurrent memory write request.
10,HSMRESUME	Resume interrupted memory operation; ie. start another memory cycle using previously set but interrupted, memory request status flops.
11, DISABLERHBB	0→ BB09-16, (Force right hand Byte of B Bus to zero)
12, PUSHBD	BD→BCS→RCS and Push stack: Field #3 must be = 0: (D Bus to p-code stack)
13, EAF	In 16K Address mode: 0 → RD01, 02: In 32K Mode: 0→RD01 (trumpate D D)
14, LOADRSC	per address mode for effective address formation) BB09-16 →RSC09-16 (Load Shift Counter from B-Bus)
15, CLEARFUII	Clear FUII status flop (FUII can be set (Field #11= 2,#12 = 10), reset (Field #10 = 15) and tested (field #11 = 1,#12 = 21); normally used to staticize unimplemented instruction to staticize unimplemented un
RCI (XX) RY (XX) BB (XX) BD (XX) BCS	Control store address register (bit xx) Arithmetic and logic unit output (bit xx) Y Register - memory / peripheral address regiser (bit xx) B Bus (bit xx) D Bus (bit xx) Control store bus A-8

Summary of Field #11 and Field #12

Field #11	Field #12				
O, EMIT, (blank),	RCM47→BBLP RCM48 - 55→BB01-08 RCM56→BB RP RCM57 - 64 → BB09-16				
DATA	RCM $48-55 \Rightarrow BB01-08$ RCM $57-64 \Rightarrow BB09-16$ if field #2 selects RCM BBLP and BBRP generated				
1, J, JUMP	Jump condition: If the conditions decoded from bits RCM47-52 and listed below are true, then RCM53-64 → BCSO5-16→BCYO5-16→RCYO5-16.				
2, M, EAC, MODAL	Emit Action is selected by RCM47-50; RCM54 Triggers nonvisable keys; RCM56 Triggers visible keys; RCM 57-64 contain the keys				
3,s	Jump Stack Condition & Fetch Logic Control; if the condition decoded from bits RCM 47-52 are true, create jump address (RCYO5-16) as specified by RCM61-64 and check indexing conditions as enabled by RCM56-60; if false go to RCY + 1, but still check indexing conditions.				

Figure 10

Field #12: JUMP FIELD (for field 11 = 1)




Figure 11A

Figure 11B

Field #12: JUMP FI	ELD (for field #11	= 1)
Field #12 =	Signal Tested	Description
O,T,True,(blank)	_	Unconditional branch
1, RMO1	RMO1 +	Sign or Indirect bit
2, RMGEM240	GDL240-	RMO8-16> - 240; Relative mode addressing
3, BPSP1	BPCMOD2+	I/O Mode line; Interrupt: increment memory or external
		interrupt; INA: clear or OR
4, NE	FALZERO-	Test condition codes for not equal to zero DMX in input mode (set by external controller)
5, INPUT 6, GE	BPCINMD+ FALMINUS-	Test condition codes for not minus; ie., greater than or
0, GE	TABMINOS-	equal to zero
7, LE	GJCLE+	Test condition codes for less than or equal to zero (
•		FALZERO V FALMINUS)
8, SKIP	FSKIP+	Staticized version of skip net
9, RSCNEM1	GRSC6Z-	(RSC) not equal to - 1; used for looping as in shift
10 PETCHI	GJCFSP+	instructions Any condition that require the fetch cycle be stopped:
10, FETCH1	GO CI SI 1	master clear, control panel, external interrupt, power
		failure.
11, SYSCLRNOT	FYSYSCLR-	Not master clear
12, CP	FRUN-	Control panel request
13, REL,AM1	FAM1 +	Relative mode, address mode #1
14, INDIRECTEND	GJCNMI+	End of indirect addressing chain
15, FCBIT	FCBIT+	Carry bit Stack operation; (FO1V FO2) ARS15
16, STACKOP, RS15	GJCSOP + GJCRELD +	Effective address completed for relative mode; (FO1AFO2-)
17, RELDONE 18, PUSH, RS16	RS16+	Push on to stack register (ie:RS16=1); (pop= (RS16=0))
19, FETCHDONE,	GJCNMAF+	Fetch completed (used as FO1in PI/O instructions)
FOINOT		-
20, OTANOT	F01.F02	F01,F02
21, FUII	FUII+	FUII Register/Flop; (used to indicate implemented
		<pre>instructions;set by field #11=2 and field #12=SETFUII; reset by field #10=15</pre>
22, DANOT20	GJCPA20-	DeviceAddress not equal to 20
23, READYNOTANDNE20	-	Device not ready (external signal) and device address not
2), 11212111211121		equal to 20.
24, READYANDFO2	FPCREDYAFO2	Device ready andOTA (F02)
25, FDRQ	FDRQ+	DMX request pending
26, RSC11	RSC11+	RSC11
27, RSC12	RSC12+	RSC12
28, DP	FDPM+ FREQSEN-	Double precision mode Last DMX enable did not catch a DMX request
29, DMX, STATREQ 30, DMANOTVALID	DMA-VALID	Not a DMA request
31, DMTNOTVALID	DMT-VALID	Not a DMT request
32, FALSE	_	Do not jump
33, RMO1NOT	RMO1-	Not minus or not indirect
34, RMLTM240	GDL240+	RM01-16 <-240
35, BPSP1NOT	BPCMOD2-	I/O Mode line
36, EQ	FALZERO + BPCINMD-	Test condition codes for equal to zero DM in output mode (set by external controller)
37, OUTPUT 38, LT	FALMINUS+	Test condition codes for "less than" or minus
39, GT	GJCLE-	Test condition codes for greater than (FALMINUSAFALZERO-)
40, DMCVALID	DMCVALID-	DMC mode of transfer selected by external device
48, EVIM	FVIM+	Vectored interrupt mode (set by field #11=2, field #12 bit
-	}	54=1,bit 61=1 and RM15=1; reset by field #11=2 and either
	The state of the s	field #12=8 or bit 54=1 and bit 61=0 and RM15=0)
49, MC	FMCHK+	Machine check error detected Machine check error not detected
50, MCNOT	FMCHK- MCV + (PLUPN)	A Micro verification check requested
51, VERIFY	FRXM +	Restricted execution mode
52, RXM	FRAM +	DMT output is not valid
53, DMTOUTNVAL 54, DMTINNVAL	1	DMT input is not valid
55, NOTRF16	1	RF16 is not set this cycle requires a 280 ns clock
56, SPECIALVALID	DMCSPLVD	Special DMX mode (=00) selected by external device
41-47,	-	Reserved
57-63		Reserved

Figure 12A

Field #12: EMIT AC	TION (for field #11 = 2)
Field #12* RCM 47-50 =	Emit Action
O, NOP, (blank) 1, LOADSERIALINT 2, JST	None Load the Serial Interface: BD13-16 → FS0 1-4 Replace BD01,02 with BB01, 02 in 16S mode; BD01 with BB01 in 32S or 32R mode; and make no replacements in 64R mode; In normal use as a JST, field #1=RF, Field #2=RM field #6=M, field #7=RP
3, MPYLOGIC 4, DIVLOGIC	If Link=1, ALO1-16→BDO1-16; if link=0, RF01-16→BDO1-16. If ALO1 or FALMINUS =1, RF01-16→BD01-16; if=0, ALO1-16→BD01-16
5, 6, LOADCAM 7, CLEARCAM	Reserved RMO1-16 rentry part of CAM;RY8-16 Associative part of CAM CAM forced to "no match" condition
8, CLRNVKEYS 9, PLOADVKEYS 10, SETFUII	Clear the non-visible keys (RXM, FSYSCLR, PAM and EINTM) if triggered by RCM54=1 BD01-08 > Visible keys if triggered by RCM56=1 1 > FUII (double word fetch cycle flag)
11, LOAD F 01F02 13 14	BBO1→F01 (indirect addressing); BBO2→F02 (indexed addressing) Reserved Reserved
14 15 RCM51-64	Reserved
51 52 53	Reserved Reserved
54, TRIGNVKEYS 55	Trigger non-visible keys (required for CLRNVKEYS & defines RCM57-64 as non-visible keys Reserved Trigger visible keys (required for PLOADVKEYS & defines RCM52-64 as visible keys)
56, TRIGVKEYS	Trigger visible keys (required for thousand a defined nows of do troops

^{*}Enclose multiple parameter of field #12 in parentheses

Figure 12B

EMIT ACTION (continued)		
Field #12 RCM 57-64	Enable conditions to update visible keys	condition set by	VKEYS) Condition reset by
(Visible Keys)	Spare		
57 58, DP	Double precision mode	RM15=1	RM15 = 0
59	Spare		
60	Spare		
61, AM1	Address mode bit #1	RM07=1	RMO7= 0
62, AM2	Address mode bit #2	RM15=1	RM15=0
	AM1 AM2 Mode 0 16S 0 1 32S 1 0 64R 1 1 32R		
63	Spare		
64	Spare		
Non Visible Keys	Enable conditions to update non-visible	keys (if RCM 54=1	, TRIGNVKEYS
57	Spare		
58	Spare		
59, PAM	Paged address mode	RM15=1	RM1 5 = 0
60, EINTM	External interrupts	RM08-1	RMO8=0
61, VIM	Vector interrupt mode	RM15=1	RM15=0
62, MCHK	Machine check mode	parity error	RM15=0
63, PARIM	Parity error vector enabled	RM15=1	RM15=0
64, RXM	Restricted execution mode	RCM64	CLRNVKEYS
	A-11	•	

Field #12: JUMP STACK/FETCH LOGIC (for field #11 = 3) Field #11=3 A L Jump Condition RCM47-52 (RCY05-16)+1+ TRUE RCY05-16 RCY05-16 → BCY05-16 → RCY05-16 → BCS05-16 → RCY05-16 → to handle traps RCM61-64 RCM61-64 0000, 0010 1000, 0100 All other =1000 (DP200) =0100 =0010 =0000 undefined Decode Net→ BD05-16-> RCS05-16→ RCM53-60>BCS05-12→ BCS→ BCY→ RCY05-16 BCY05-16→ BCS05-16→ BCY05-16→ RCY05-16 BCY05-12>RCY05-12; RCY05-16 BD13-16→BCS13-16→ (pop the stack (branch to BD value) END BCY13-16-RCY13-16 (16 way branch) RM08→ FAM1• RM07 BB01-07 relative decode 0 Micro Assembler Mnemonics (not sector zero) RCM47-52: as per JUMP FIELD RCM56: DECODE, F4, F11 RCM57: F6, INDIRECT RCM58: F9, RM07 RCM59: F16 $\frac{RCM61-64}{} =$ RY01-07-> RM07 BB01-07 1000: 8, DP200 0100: 4, RCS, POP 0010: 2, 16 WAYS 0000: 0, BD, (blank) sectored decode 0 RCM60: F16A, F02ANDF15 0**→**BB01-07 sector zero sectored decode RCM56 True $(F02 \cdot \overline{LSX}) (16K + \overline{F01} + D < 100)$ =0 False indirection AL01-16→ RCM57 $M02 \cdot 16K + \overline{M01} \cdot 32K \cdot F02 + 64K \cdot F03$ BD01-16; 0 → F02 =0 False relative decode RCM58 RM07 =0 False double word fetch stack displacement True RCM59 RSC16 =0 False double word fetch index True RCM60 F02 · RSC15 =0 False BB01-16→ BD01-16 Figure 13

APPENDIX B

MICROCODING MACROS

RR Macros

Format:

(Lábel) RR <1> = <2> <3> <4> etc.

Symbols:

Argument #	Definition	Symbols	Restriction
<1>	Source	Any BB source	
		Any Register in the Register File	No "indirect" Addressing
		(Blank), NULL	
<2>	Destination	RM, RY or	
		Any Register in the Register File	
		(Blank), NULL	
<3>	Independent Action	Same as field 10 of CPU)
<4 >	Emit	Same as fields 11, 12 of CPU	
	Argument <2 > (RM,RA) is 10	may be ORed, i.e	·.,

Special Symbols: (Optional)

- = may be used to define RCM data fields, i.e., RCM =
 '17120 will put an OTA 1720 with proper parity on
 the D Bus.
- C = may be used to define anything in CPU macro argument 9 (HSM + Carry)

APPENDIX B (cont)

TR = may be used to define anything in CPU macro argument 3 (trap control). Overrides normal RR selection of traps.

Examples:

RR

RA

RR RCM = 3412 => RA RR RM => RB NOP JUMP ON NE TO S12

=> RY

ALU Macro

Format 1:

(Label) ALU <1> <2> <3> => <4> <5> <math><6> etc.

Symbols:

Argument #	Definition	Symbols	Restrictions
<1>	Argument 1	Any Register in the Register File	No "indirect" addressing
		Zero	Register File can't be destination
<2>	Operator	AND OR XOR NOR ADD PLUS SUB MINUS SUB1 MINUS1	Logical AND Logical OR Logical XOR Logical OR 1 + 3 1 + 3 1 - 3 1 - 3 1 - 3 1 - 3 - 1 1 - 3 - 1
<3>	Argument 2	Any BB Source	

APPENDIX B (Cont)

ALU Macro

<4>	Destination	Same as RM, RY
		Any Register in the Register File
<5>	IAC	Same as field 10 of CPU
<6 >	Emit	Same as CPU 11,

Special Symbols: (Optional)

= Same as RR

C = Same as RR

TR = Same as RR

+ Followed by CPU Field 5 symbol to force carry in or logic select (normal ALU select for field 5 is appropriate for command). "INC RA + 0" is a way to get RA to the condition code.

FLIP BYTES This selects the Byte swapped output of the ALU.

Format 2:

(Label) ALU <1> <3> = <4> <5> <6> etc.

Symbols:

Argument #	Definition	Symbo1s	Restrictions
1	Operator	INC NOT DEC	Only for Registers
		CON	Argument 2 must be ZERO (or 0) or MINUS1 (or -1). Generates the constant

APPENDIX B (cont)

ALU Macro

Argument # Definition Symbols Restrictions

<3> Argument Any BB source or

Any Register in the Register File

<4> to <6> Same as Format 1 ALU 4 6

Special Symbols: (Optional)

(All used for Format 1 apply)

Examples:

ALU RA PLUS RCM = 3412 = RA

ALU INC RM => RM SETCC JUMP ON NE TO S12

ALU RM MINUS ZERO =>RM

ALU RS PLUS RM =>(RS, RY)

ALU INC RA + 0 => NULL SETCC

APPENDIX C

PRIME 300 MICROCODE

```
(0001) *
                                         3000, U-CODE, MHJ, FEBRUARY 1974
                                        PRIME 300 MICRU-CODE
PRIME COMPUTER INC., SRC0768.001
                         * (2000)
                        (00051 *
                         (6004) *
                                         CUPYRIGHT 1974, PRIME CUMPUTER INC., NATICK MASS.
                        (0005) *
(0006) P300
             000001
                                       ASET 1
MA,SRCLIB,MHJ,FEBRUARY 1974
PRIME MICKO-CUDE ASSEMBLER
PRIME COMPUTER INC.,0702.002
COPYRIGHT 1974,PRIME COMPUTER INC.,NATICK MASS.
                         (0007) *
                        (0008) *
                        (0009) *
                        (0010) *
                        (0011) *
                        (0012) *
                        (0015) *
                                             ********
                        (0014) *
                        (0015) *
                                                           PRIME
                        (0016) *
                        (0017) *
                                                    MICRO-CODE ASSEMBLER
                        (0018) *
                        (0019) *
                                                          SRC0702.002
                        (0020) *
                        (0021) *
                                             **********
                        (0022) *
                        (0023) *
                                                 (PRIME 300D MICRU-CODE), (JANUARY 2,1974); (FLOATING POINT), (IS INCLUDED)
                        (0855)
                                        IDNT
                        (0856)
                        (0857) *
                        (0858) *
                                                 FETCH CYCLE
                        (0859) *
(0860) *
                                        BEGIN FETCH CYCLE, TEST FOR NEED TO INTERRUPT PROCESSING
                        (0861) *
                                                 HP => RY CLEARFUII ;
                        (0862) F1
                        (0863)
                                                 JUMP ON FETCH1 TO FHALT
 000: 0200 780F 0004 A030
                       (0664) *
                        (0865) *
                                        INCREMENT P COUNTER, READ INSTRUCTION
                        (0866) *
                        (0867) F3
                                                 AL 0 ALL INC
CLMCLFCLI MREAD , ;
JUMP ON REL TO F9
                                        CPU
                                                                                          RP :
                       (0868)
                       (0869)
 001: 8304 7F84 0004 0004
                       (0870) *
                       (0871) *
                                       SECTORED DECODE, BUILD EA WITH PRE-INDEXING IF NEEDED
                       (0872) *
(0873) F4
                                                BB RM NONE ADD O
RY280 NOP EAF;
S FETCHDONE TO DP200 DECODE
                                       CPU
                                                                                          0 ;
                       (0874)
                       (08/5)
002: EC61 0E0D 000D 3108
                       (0876) *
(0877) *
                                       INDIRECTION REQUIRED
                       (0878) *
(0879) F5
                                                0 0 ALL 0 0 RMMRDY MREAD NOP;
                                                                                   0
                                                                                          0;
                       (0880)
                       (0881)
003: 0300 0784 0004 0010
                       (0882) *
                       (0883) *
                                       RELATIVE DECODE, BUILD RELATIVE EA
                       (0884) *
                       (0855) F9
                                                BB RM NONE ADD
RY280 NOP EAF
                                       CPU
                                                                          0
                                                                                          RP ;
                       (0886)
                                                                   EAF :
                                                 S FETCHDONE TO DP200 RM07
                       (0887)
004: EC60 7E0D 000D 3046
                       (8830)
                                       TEST FOR DOUBLE WORD OR STACK OPERATION
                       (0890) *
                       (0891) F10
                                                       NOP :
                       (0892)
                                                JUMP ON RMLTM240 TO F13
005: 0200 0004 0006 2008
                       (0893)
                       (0894) *
                                       PRE-INDEX FOR RELATIVE MODE
                       (0895) *
                                                BB RY ALL ADD
RY240 NOP EAF;
S FETCHDONE TO POP F11
                       (0896) F11
                                                                          0
                                                                                   X M
                                                                                          0 ;
                       (0897)
                       (0898)
006: E861 030D 000D 3104
(0899)
                       (0900) *
                                       INDIRECTION REQUIRED
                       (0901) *
                       (0902) F12
                                       CPU
                                                     0
                                                                           0
                                                                                  0
                                                                                          0 ;
                      (0903)
                                                RMMRDY MREAD NOP;
GU TO F6
                      (0904)
007: 0300 0784 0004 0010
                      (0905) *
                       (0906) F13
                                                RP => RY NOP TR= ALL ;
                      (0907)
                                                JUMP ON STACKOP TO F17
008: 0300 7804 0005 000D
                      (0908) *
                      (0909) *
                                       SECOND UPERAND FETCH
                       (0910) *
                                                AL 0 ALL INC 1
RMPFMRDY MREAD EAF ;
EAC SETFUII
                      (0911) F14
                                       CPU
                                                                                         RP ;
                      (0912)
                      (0913)
009: 8304 758D 000A 8000
                      (0914) *
                      (0915) *
                                      DOUBLE STACK INDEX, IF REQUIRED
                                                BB RM ALL ADD ORY240 NOP EAF;
S PELDONE TO POP F16
                      (0917) F16
                                      CPU
                                                                                         RS ;
                                                                                 м
                      (0918)
                      (0919)
00A: EF60 3300 0000 1024
                      (0920) *
```

```
(0921) *
                                       DOUBLE INDEX ON RX. IF REQUIRED
                       (0922) *
                                                 BB RY ALL ADD 0
RY240 NOP EAF;
S FETCHDONE TO POP F16A
                       (0923) F16A
                                                                                   XМ
                                                                                          0 ;
                       (0924)
                       (0925)
008: FB61 030D 000D 3014
                       (0926) *
                      (0927) *
(0928) *
                                       DOUBLE INDIRECT
                                                 0 0 ALL 0 0 RMMRDY. MREAD NOP ; GO TO F6
                       (0929) F16B
                                                                                   0
                                                                                          0 ;
                       (0930)
                      (0931)
00C: 0300 0784 0004 0010
                      (0932) *
                                       STACK OPERATION PROCESSING
                      (0933) *
                      (0934) *
(0935) F17
                                                 RS => RY NOP ;
                                                JUMP ON PUSH TO F19
                      (0936)
00D: 0200 3804 0005 2014
                      (0937) *
                      (0938) *
(0939) *
                                       PRE-DECREMENT OR POP PROCESSING
                                                AL 0 ALL INC 1 M
RF200 NOP EAF;
S ON RELDONE, POP
                       (0940) F18
                                                                                   RS ;
                      (0941)
                      (0942)
00E: 8304 3A0D 000D 1004
                      (0943) F18A
                                       CPU
                                              ,,ALL,,,,RMMRDY MREAD
00F: 0300 0784 0000 0000
                      (0944) *
                                       INDIRECTION AND POST INDEXING
                       (0945) *
                      (0946) *
(0947) F6
                                                 RF RCM NONE 0 0
RF160 ,LOADRSC DATA =8
                                       CPU
                                                                                          RA ;
                       (0948)
010: 1000 190E 0003 FEF8
                                                 88 RM NX ADD 0
RY240 NOP EAF;
S INDIRECTEND TO POP INDIRECT
                                        CPU
                                                                                XM
                                                                                           0 ;
                       (0950)
                       (0951)
011: EE61 030D 000C E084
                      (0952) *
                       (0953) *
                                       MULTIPLE LEVELS OF INDIRECTION
                       (0954) *
                                                 0 0 ALL 0 0 0 RMMRDY MREAD INCRSC ; JUMP ON RSCNEM1 TO F6A
                       (0955) F7
                                                                                   0
                                                                                          0 ;
                      (0957)
012: 0300 0785 0004 9011
                                                ,,REST GO TO F6A
(0958) F7A
013: 0200 0006 0004 0011
                      (0959) *
                                       POST-INCREMENT STACK OP---PUSH
                       (0960) *
                       (0961) *
                                                 AL 0 ALL DEC
RYRF240 NOP EAF;
S ON RELDONE TO POP
                       (0962) F19
                                                                                           RS ;
                       (0963)
014: 83F0 3D00 0000 1004
(0965) *
                       (0966) *
                                       INDIRECT PUSH
                       (0967) *
                                                 0 0
                                                            MREAD NOP ;
                       (0968) F20
                                                                                   0
                                                                                           0 ;
                       (0969)
                                                 RMMRDY
GO TO F6
                      (0970)
015: 0300 0784 0004 0010
                      (0971)
                                      EJCT
```

```
EXTERNAL INTERUPT
                      (0975) *
                       (0974) *
                                                ,, CLEARFUII JUMP ON FUII TO INT3
                       (U975) INT3
016: 0200 000F 0005 5016
                                                            NOP
                                                                                   0
                                                                                          0 ;
                       (0976)
                                       CPU
                                                     BPA NX
                                                                   0
                                                RY280
                                                                   NOP ;
                      (0977)
                                                JUMP ON BPSP1 TO MI1
017: F600 0E04 0004 30BF
                                                CON ZERU => RM TR= NONE , JUMP ON FVIM TO NVECT
                      (0979)
                                       ALU
018: 803C 0204 0007 001A
                                                BB RCM NONE 0
                                       CPIL
                       (0980)
                                                RY200 ..
                                                                   DATA 163
                      (0981)
019: F002 8804 0002 0133
                                                  ,ALL,,,RY,ICPN,RMMRDY AREAD,,
                                       CPU
                       (0982) NVECT
                                                 MUDAL CLRNVKEYS (TRIGNVKEYS, EINTM)
                      (0983)
01A: 0302 47C4 000A 0410
                                                            NONE BB L 0
SETCC GO TO AVECT+2
                                       CPU
                                                                                          0 ;
                       (0984)
                                                RY240 .
018: 8050 0307 0004 0079
                       (0986) *
                      (0967) * MEMORY INCREMENT. THE LOCATION SPECIFIED BY THE BPA IS (0988) * READ AND THEN INCREMENTED. AFTER THIS, IT IS WRITTEN (0989) * HACK. IF IT INCREMENTED TO 0, END OF BLOCK IS GENERATED (0990) * ALUNG WITH ICPN. IF NOT, END OF BLOCK (BPCEOB) IS (0991) * GENERATED AS ZERO. BPCEOB = CARRY OUT OF BIT 1 OF THE ALU.
                       (0992) *
                                                INC RM => KM
                                                                    SETCC
                       (1993) MIZ
01C: 8E65 1207 0000 0000
                                                 ., C= AWRITE , JUMP ON NE TO *+2
                       (0994)
                                       ВR
010: 0200 00F4 0004 401F
                                                                                          ICPN ;
                                                                    MINUS1 1
                                       CPU
                                                      RM
                                                           1
                       (0995)
                                                 280 .
                       (0996)
                                                                   GO TO CP8
01E: 00C6 4604 0004 0020
                                       CPU
                                                      RM
                                                                    MINUS1 0
                                                                                   RY
                                                                                          ICPN :
                       (0997)
                       (0998)
                                                 280 ,
                                                                   GO TO CP8
01F: 0DC2 4604 0004 0020
                       (0999)
                                       BEGIN PROCESSING THE FUNCTIONS
                       (1000) *
                       (1001)
                       (1002) *
                       (1003)
                                       ORG
                                                 $20
                                                       STOP/STEP (OTHERS FOLLOW IN SEQUENCE)
                       (1004)
                       (1005)
                                                            NOP TRE ALL ;
                       (1006) CP8
                                       RR
                       (1007)
                                                 GO TO F3
020: 0300 7804 0004 0001
                                                 YSAVE => RY
                                                                    NOP :
                       (1008) CP9
                                                 GO TO CP1
                       (1009)
021: 0200 0804 0004 0035
                       (1010) CP10
                                                 INC YSAVE => YSAVE
JUMP ON LT TO CP9
                       (1011)
022: 3204 CA04 0006 6021
                                                                    , GO TO CP19
                                                 YSAVE => RY
                       (1012) CP11
                                        RR
023: 0200 C804 0004 002C
                                                 RA => KM , GO TO BOOT
                       (1013) CP12
024: 0200 1204 0004 0091
                       (1014)
                                        CLEAR THE ACTIVE REGISTER. BIT 1 CLEARS THE DATA.
                        (1015) *
                       (1016) *
                                                 AL 0 NX ZER
280 NOP SETCC;
JUMP ON LT TO CP15
                                                                    ZERO
                        (1017) CP13
                                        CPU
                       (1018)
                       (1019)
 025: 823F 0607 0006 6027
                       (1020) *
                                        ADDRESS CHANGES THE RSC ADDRESSED REGISTER FROM
                       (1021) * ADDRESS CHA
(1022) * MSAVE TO YSAVE.
                       (1023) *
                                                                                    RSC
                                                                                           0 ;
                                                 BB RCM NX 0
200 NOP LOADRSC ;
                                       CPII
                        (1024) CP14
                        (1025)
                                                 DATA SC
 026: F203 000E 0002 010C
                        (1027)
                                        THE SAVED REGISTER SELECTED IS OUTPUT TO THE LIGHTS,
                        (1028) * THE SAVED REGISTER SELECTED IS OUTPO
                        (1030) *
                                                                             RSC
                                                                                    DATA RM200
                        (1031) CP15
 027: 0203 2204 0000 0000
                                                                                           (DATA, STROBE) ;
                                                                     0
                                                                             0
                                                                                    RSC
                        (1032) CP16
                                                       0
                                        CPU
                                                  280
                        (1033)
 028: 0203 A604 UUUU 0000
                                                                                    RSC
                                                                                           0 ;
                                                  вв
                                                       RCM
                                                             NX
                                                                    0
                                                                             0
                        (1034)
                                                              ,,DATA 1131720
                                                  RY200
                        (1035)
 029: F203 0804 0001 6600
                                                                                    RSC 0 RF280 , ;
                                                       HPD
                                                                     ΩR
                        (1036) CP17
                                        CPU
                                                             NX
                                                  JUMP ON NE TO CP3
                        (1037)
 024: 944F 0C04 0004 4037
                                                                                    RSC 0;
                                                                     ZERO
                                                  Αı
                                                      0
                                                              NX
                        (1038) CP18
                                        CPII
```

(0972) *

```
(1039)
                                                          RF280
                                                                        ,, GO TO CP3
028: 823F 0C04 0004 0037
                          (1040) CP19 CPU
                                                          RF
                                                                                                            MSAVE :
                           (1041)
                                                          RM280
                                                                        AWRITE
                                                                                           ,GO TO CP3
02C: 0200 D4F4 0004 0037
                          (1042)
                                             EJCT
                           (1043) *
                           (1044) *
                                              TEST FOR CONTROL PANEL REQUEST, IF NOT, DO EXTERNAL INT.
                           (1045) *
                           (1046) FHALT3 RR
                                                         ,, TR= ALL , JUMP ON CP TO CP1
020: 0300 0004 0004 C035
                           (1047) *
                           (1048) * EXTERNAL INTERRUPT PROCESSING.
(1049) * IENB IS VALID FOR THE THIRD STEP.
(1050) * IENB BEGINS 480 NS EARLIER AT THE START
                          (1051) * LEND BEGINS 400 NS EARLIER AT THE START (1051) * LEND BEGINS 400 NS EARLIER AT THE START (1052) * A MEMORY INCREMENT UPERATION IS PERFORMED. IF FALSE, AN (1053) * EXTERNAL INTERRUPT IS TAKEN. THE VECTOR ADDRESS IS TAKEN (1054) * FRUM BPA IN VECTORED MODE, AND GENERATED AS '63 (1055) * IF IN COMPATIBLE MODE.
                           (1056) *
(1057) INTEX CPU
                                                          0 0 NX 0
200 NOP NOP;
                                                                                          0
                                                                                                   RY
                                                                                                            IEN ;
                           (1058)
                           (1059)
                                                          EAC SETFUII
02E: 0202 2004 000A 8000
                                              CPU
                                                                                                            IEN ;
                                                          280 NOP NOP GO TO INT3
                           (1061)
02F: 0202 2604 0004 0016
                           (1062)
                                             EJCT
                           (1063) *
                           (1064) *
(1065) *
                                              HALTED FETCH CYCLE, FIND WHAT NEEDS PROCESSING
                           (1066) *
                           (1067) *
                           (1068) *
                                              MASTER CLEAR INVERSE TEST
                           (1069) *
                                                          ,,, TR= ALL JUMP ON SYSCLENOT TO FHALT2
                           (1070) FHALT
030: 0300 0004 0004 8074
                           (1071) *
                                              MASTER CLEAR ROUTINE CLEARS CARRY, MODALS, AND REGISTERS 0 TO '37. '1000 IS PUT INTO THE P COUNTER, AND THE CONTROL PANEL ROUTINE WHICH FOLLOWS READS '1000 INTO THE LIGHTS.
                           (1073) *
                           (1074) *
                           (1075) *
                           (1076) *
                           (1077) MC1
                                                          RCM = '1000 => RY
                                                                                          C= B001
                                                                                                             LOADRSC
031: F200 083E 0000 0500
                                                          AL 0 NX ZERO L
RF280 NOP INCRSC ;
JUMP ON RSCNEM1 TO *
                           (1078) MC2
                                                                                                            0 ;
                           (1079)
                           (1080)
032: 823F 0C05 0004 9032
                           (1081) MC3
                                              CPU
                                                          AL 0
RM200
                                                                        NX
                                                                                ZERO
                                                                                                            0 ;
                                                                        NOP
                                                                                 CLEARFUII ;
                           (1082)
                                                          JUMP ON VERIFY TO VIRY1
                           (1083)
033: 823C 020F 0007 30C4
                           (1084) MC4
                                                                                                            RP ;
                                                                        NOP
                                                          RF280
                                                                                NOP :
                           (1085)
                                                          EAC CLRNVKEYS (54,56,58,59,60,61,62,63)
                           (1086)
034: EA00 7C04 000A 057E
                                             EJCT
                           (1087)
```

```
(1088) *
                               (1089) *
                               (1090) * CONTROL PANEL ROUTINE. THIS PROGRAM FIRST READS THE (1091) * FUNCTION SWITCHES (INA 1520). THE INFORMATION IS (1092) * ENCODED IN THE LOW URDER FOUR BITS OF THE WORD AND THE (1093) * SIGN BIT. A SIXTEEN WAY BRANCH IS THEN DONE WITH THE (1094) * FIRST 8 BRANCHES DEFINED AS FOLLOWS (1095) * 1 RUN OR STOP STEP
                               (1096) *
                                                                         FETCH THIS
FETCH OR STORE NEXT (BIT 1 IS SET FOR FETCH NEXT)
STORE THIS
                               (1097)
                               (1098)
                               (1099)
                                                                  5
                                                                          AUTO LOAD
                               (1100)
                                                                         CLEAR ADDRESS OR DATA (BIT 1 IS SET FOR DATA)
ADDRESS (NO SPECIAL FUNCTION--LIGHTS =ADDRESS)
DATA (NO SPECIAL FUNCTION--LIGHTS = ADDRESS)
                                                                 6
7
                               (1101)
                               (1102)
                               (1103)
                               (1104) *
                               (1105) *
                                                     REGISTERS YSAVE AND MSAVE HOLD THE WORKING
                               (1106) * COPIES OF THE ADDRESS AND DATA LIGHTS, RESPECTIVELY. THESE (1107) * ARE UPDATED EACH TIME THROUGH THE LOOP AND DISPLAYED ON THE (1108) * NEXT PASS. INA 1720 IS USED TO READ THE DATA SWITCHES AND (1109) * OR THEM INTO THE SAVED REGISTERS. OTA 1720 IS THEN USED TO (1110) * DUMP OUT THE OLD IMAGE.
                               (1111) *
(1112) *
                               (1113) *
                               (1114) CP1
                                                     CPU
                                                                 BB RY NX 0
RMRFMRDY AREAD NOP
                                                                                                      0
                                                                                                                         YSAVE ;
                               (1115)
035: EA00 C5C4 0000 0000
                              (1116) CP2
                                                                 RM => MSAVE
                                                     RR
                                                                                         TRE NY
036: EE00 DA04 0000 0000
                              (1117) CP3
                                                     RR
                                                                 RCM = '131520 => RY
                                                                                                                         INA FUNCTION
037: F200 0804 0001 6750
                                                                 BB RCM
280 NUP
                               (1118) CP4
                                                     CPU
                                                                                                                RY
                                                                                                                         PIO ;
                               (1119)
                                                                                LOADRSC ;
                               (1120)
                                                                 DATA SD
038: F202 160E 0002 000D
                               (1121) CP5
                                                                         BPD
                                                                                 NX
                                                                                                               RSC
                                                                                                                         STROBE :
                              (1122)
                                                                 RM280
                                                                                                      FUNCTION SWITCH TO RM
039: FA03 8404 0000 0000
                              (1123) CP6
                                                     CPU
                                                                        RCM NONE 0
                                                                                                                RSC
                                                                                                                          0 ;
                                                                                 .,DATA 1171720
                               (1124)
                                                                 RY200
03A: F003 0804 0003 E6D0
                               (1125) CP7
                                                    CPU
                                                                        RM
                                                                                 NONE BB
                                                                                                               RSC
                                                                                                                         0 ;
                                                                 RM280 NOP SETCC;
S ON TRUE 16WAYS TO CP8
                               (1126)
                               (1127)
03B: 8C5F 0407 000C 0022
                               (1128) *
                              (1129) *
                                                     REGISTER SAVE FOR DMX ROUTINE.
                              (1130) *
                              (1131) DMX2
                                                                 RY => YSAVE
03C: E800 C904 0000 0000
                                                                                NX HB L M RSC:
                              (1132)
                                                     CPII
                                                                        RSC NX
                                                                 RF200
03D: 865C EA04 0005 FU48
                              (1134)
                                                    FJCT
```

```
(1135) *
(1136) *
DMT. HIGHEST SPEED OF ALL TRANSFERS, THE PERIPHERAL
(1137) * ADDRESS LINES ARE READ INTO RY AND DIRECTLY SELECT THE
(1138) * MEMORY LOCATION TO BE USED. INPUT OR OUTPUT TRANSFER
(1139) * IS DETERMINED BY TESTING THE INPUT/OUTPUT LINE AS IS
(1140) * TRUE OF ALL DMX. THE SIGNALS GENERATED ARE THE SAME
(1141) * AS FOR DMA EXCEPT THAT THE END OF RANGE SIGNAL IS UN=
(1142) * DEFINED FOR THIS TRANSFER TYPE. THIS MEANS THE CONTROL=
(1143) * ER DETERMINES IF THE TRANSFER ENDS THE BLOCK.
                             (1135) *
                              (1144) *
                              (1145)
                                                                BB BPA NX 0 (
RY200 0 LOAD256
JUMP ON OUTPUT TO TOUT1
                                                                                                                    (CPN,STROBE) ;
                              (1146) DMT
                                                   CPU
                                                               88
                                                                                        LOAD256K ;
                              (1147)
                              (1148)
03E: F603 C808 0006 5046
                              (1149)
                                                                ,,,,RSC STROBE ,,,GO TO TIN1
03F: 0203 8004 0004 0042
                              (1150)
                             (1151) * CYCLE TO CYCLE FULLY OVERLAPPED DMT INPUT LOOP.
(1152) * NOTE THAT THE STROBE HAS ALREADY BEGUN BEFORE
(1153) * THE CYCLE CAN EXIT. THIS FORCES ALL OF THE OTHER
(1154) * ALGORITHMS TO BE WRITTEN WITH STROBE ALWAYS EN-
                              (1155) * ABLED.
                              (1156) *
                                                                ,,,,,RSC CPN
                                                   CPU
                              (1157) TIN
040: 0203 4004 0000 0000
                                                                BB BPA NX
                                                                                                                      STROBE ;
                                                   CPU
                              (1158)
                                                                RY200 NOP LOAD256K;
JUMP ON DMTINNVAL TO TEXIT
                              (1159)
                              (1160)
041: F603 8808 0007 604A
                                                                                                                      (ENB, STROBE) ;
                                                                                                             RSC
                              (1161) TIN1
                                                    CPU
                                                                BB
                                                                       BPD NX
                                                                                                    NOP ;
                                                                RM280
                                                                                AWRITE
                              (1162)
                                                                GO TO TIN
                              (1163)
042: FA03 94F4 0004 0040
                              (1164)
                              (1165) *
                                                    DMT OUTPUT LOOP.
                              (1166)
                                                                                                                       (STROBE, DATA) ;
                              (1167)
                                                                        ٥
                                                                                         ٥
                                                                                                    ٥
                                                                                                             RSC
                                        TOUT
                                                    CPU
                                                                RMMRDY
                              (1168)
043: 0203 A704 0000 0000
                                                                                                             RSC
                                                                                                                       (CPN,DATA) 3
                                                                       BPA
                                                                                         0
                                                                                                    0
                              (1169)
                                                    CPII
                                                                88
                                                                                NY
                                                                                NOP
                                                                                         LOAD256K ;
                                                                RY240
                              (1170)
                                                                JUMP ON DMTOUTNVAL TO TEXIT
044: F603 6308 0007
                               504A
                                                    CPU
                                                                ρF
                                                                        0
                                                                                NONE
                                                                                       0
                                                                                                    0
                                                                                                             RSC
                                                                                                                      STROBE ;
                              (1173)
                                                                RF160
045: 0003 8904 0000
                               0000
                                                                                                                       (ENB, STROBE) ;
                                                                                                              RSC
                                                                                         0
                                                                                                    0
                              (1174) TOUT1
                                                   CPII
                                                                                NX
                                                                280 AREAD
                                                                                         NOP ;
                              (1175)
046: 0203 9604 0004 0043
                              (1177)
                                                    FJCT
                                                    THIS CODE TRANSFERS CONTROL FROM ONE MODE OF DMX
                              (1178) *
                              (1179) * TRANSFER TO ANOTHER OR RESUMES NORMAL USER LEVEL CODE
                              (1180) * EXECUTION.
                              (1181) *
                                                                                                             RSC
                                                                                                                       (DATA, CPN) ;
                              (1182) DMA1
                                                    CPU
                                                                        0
                                                                                NX
                                                                                        0
                                                                                                   0
                                                                                NOP
                                                                RF240
                                                                                         NOP ;
                              (1183)
                                                                 JUMP ON DMXSTATREG TO REST
                              (1184)
 047: 0203 6804 0005 D059
                              (1185) *
                                                    START OF DMC LOUP
                               (1186) *
                              (1187)
                                                                BB BPA NX
RY200 NOP
                                                                                                                       STROBE #
                                                                                                              RSC
                                                    CPU
                                                                                        0
                               (1188) DMC
                                                                                         NOP ;
                               (1189)
                                                                 JUMP ON DMCVALID TO DMC1
                              (1190)
 048: F603 8804 0006 805C
                                                                 .... RSC STROBE ... JUMP ON DMANOTVALID TO DMT
                                                    CPU
                              (1191)
 049: 0203 8004 0005 E03E
                                                                ..., RSC STROBE ... JUMP ON DMXSTATRED TO REST
                              (1192) TEXIT CPU
 04A: 0203 8004 0005 D059
                               (1193) *
                              (1194) * (1195) * DMA. THE ADDRESS LINES ARE READ INTO THE SHIFT COUNTER. (1196) * THIS DIRECTLY SELECTS THE FIRST DMA REGISTER. IT IS INCRE-
(1197) * MENTED BY $10 AND TESTED TO SEE IF ZERO IS CROSSED BY THE
(1194) * END OF BLOCK SIGNAL. THE SECOND REGISTER IS ACCESSED AND AN (1199)' * INPUT UR UNUTUPIT TRANSFER IS BEGUN TO THE LOCATION READ. A
(1200) * BPCENB IS GENERATED BEFORE THE COMPLETION OF THE TRANSFER TO (1201) * DETECT CONSECUTIVE TRANSFERS. IF CONSECUTIVE, LOOP BACK,
                               (1202) * IF
                                                 NOT. EXIT.
                                (1203) *
                               (1204)
                                                                                                              RSC
                                                                                                                        STROBE ;
                                (1205) DMA
                                                    CPU
                                                                        BPA
                                                                 200 NOP LOADRSC ;
                               (1206)
                                                                 JUMP ON DMANOTVALID TO DMC
                               (1207)
  048: 1603 800E 0005 E048
                                                                                                                        (STROBE, CPN) ;
                                                                                                               RSC
                                                                                          ADD
                                                     CPU
                               (1208)
                                                                                          INCRSC ;
                                                                  RYRF240
                                                                                NOP
                                (1209)
                                                                  DATA $10
                                (1210)
 04C: 9263 C005 0002
                                                                                                               RSC
                                                                                                                        STROBE ;
                                                                         0
                                                                                 NX
                                                                                                     0
                                                     CPU
                                (1211)
                                                                 RY200 NOP LOAD256K;
JUMP ON OUTPUT TO DOUT1
                                (1212)
  040: 0203 8808 0006 5058
                                                                        BPD NONE
                                                                                                               RSC
                                                                                                                        (ENB, STROBE) ;
                                                                                          0
                                (1214)
                                                     CPU
                                                                  BB
                                                                                                     NOP ;
                                                                  RM280
                                                                                AWRITE
                                (1215)
                                                                  GO TO DIN
                                (1216)
  04E: F803 94F4 0004 004F
                                (1217)
                                                     CYCLE TO CYCLE, FULLY OVERLAPPED DMA INPUT ROUTINE.
                                (1218)
                                (1219) *
```

```
O NX INC 1
                                                                                         RSC 0 ;
                        (1220) DIN
                                          CPU
                                                    RF200
                        (1221)
04F: 8207 0A04 0000 0000
                                                    BPA => ,LOADRSC, JUMP ON DMANOTVALID TO DMA1
                        (1222)
                                          RR
050: F600 000E 0005 E047
                                                                                                 (CPN, STROBE) ;
                                                                         ADD
                                                                                          RSC
                        (1223)
                                          CPU
                                                          RCM NX
                                                    RYRF240
                                                                 NOP
                                                                         INCRSC ;
                        (1224)
                                                    DATA $10
051: 9263 CD05 0002 0010
                                                    RF 0 NX 0 0 RY200 NOP LOAD256K ;
JUMP ON OUTPUT TO DOUT1
                                                                                          RSC
                                                                                                 STROBE ;
                        (1226)
                                          CPU
                        (1227)
                        (1228)
052: 0203 8808 0006 5058
                                                    BB BPD NONE O
RM280 AWRITE
GO TO DIN
                                                                                                 (ENB, STROBE) ;
                        (1229) DIN1
                                          CPU
                                                                                         RSC
                                                                                  NOP ;
                        (1230)
053: F803 94F4 0004 004F
                        (1232)
                                          DMA CYCLE-CYCLE OUTPUT ROUTINE.
                        (1233) *
(1234) *
                                                    RF ,NONE , , , RSC
                                                                                                 RF160
                        (1235) DOUT
                                          CPU
                                                                                  STROBE
054: 0003 8904 0000 0000
                                                    0 BPA NX 0 0
RMMRDY NOP LOADRSC ;
JUMP ON DMANOTVALID TO DMA1
                                                                                          RSC
                                                                                                 (STROBE, DATA) ;
                        (1237)
055: 1603 A70E 0005 E047
                                                    AL RCM NX
RYRF240 NOP
DATA $10
                                          CPU
                                                                                          RSC
                                                                                                  (CPN, DATA) ;
                        (1239)
                                                                       INCRSC ;
                        (1240)
                        (1241)
056: 9263 6005 0002 0010
                                                     RF 0 NX 0 0
RY200 NOP LOAD256K;
JUMP ON INPUT TO DIN1
                                                                                          RSC
                                                                                                 STROBE ;
                        (1242)
                                          CPII
                         (1243)
(1244)
057: 0203 8808 0004 5053
                                                    AL O NONE INC
RF280 AREAD NOP ;
GO TO DOUT
                                                                                               (STROBE, ENB) ;
                        (1245) DOUT1
                                                                                          RSC
                         (1246)
                         (1247)
058: 8007 9004 0004 0054
                                          EJCT
                        (1248)
                         (1249) *
                                          RESTORE ROUTINE. RETURN TO NORMAL PROCESSING.
                         (1250) *
                         (1251) *
                                                     YSAVE => RY
                        (1252) REST
059: 0200 C804 0000 0000
                                          RR
                                                     RSCSAVE => RM
                        (1253)
05A: 0000 E104 0000 0000
                                                     RF RM ALL
RM280 NOP
S ON TRUE, POP
                                                                                                 MSAVE ;
                        (1254)
(1255)
                                          CPII
                                                                        LOADRSC ;
                         (1256)
058: 0F00 D40F 000C 0004
                                          DMC. SLOWEST OF ALL THE TRANSFERS, DMC HAS AS ITS VIRTUE
                         (1258) *
                        (1258) * THE CAPABILITY OF USING ANY OF THE FIRST 64K MAIN
(1250) * MEMORY LUCATIONS AS A CHANNEL. IDENTICAL IN FUNCTION
(1261) * TO DMA, THE THO LOCATIONS MAKING UP A CHANNEL CONTAIN
(1262) * THE CURRENT AND ENDING MEMORY ADDRESSES, AND MUST BE ACCESSED
(1263) * TESTED AND UPDATED EACH CYCLE.
                         (1264) *
                         (1265) *
(1266) DMC1 CPU
                                                     0 RCM NX
                                                                                          RSC
                                                                                                  STROBE ;
                                                     RMMRDY
DATA 117
                                                                 AREAD LOADRSC ;
                         (1267)
                         (1268)
05C: 1203 87CE 0002 010F
                                                                                                  STROBE ;
                                                     88
                                                                                          RSC
                         (1269)
                                           CPU
                                                           RCM
                                                                  NX
                                                     RF200
                                                                  NOP
                                                                         NOP ;
                         (1270)
                         (1271)
                                                     DATA 1
050: F203 8A04 0002 0001
                                                                  NX ADD
AWRITE
                                                                                                  STROBE :
                         (1272)
                                           CPU
                                                                                  0
                                                                                          RSC
                                                     RM280
                         (1273)
05E: 8E63 84F4 0000 0000
                                                                                                  STROBE ;
                         (1274)
                                           CPU
                                                                         ADD
                                                                                  0
                                                                                          RSC
                                                     RY240
                                                                  ,,GO TO DMC3
                         (1275)
05F: 8A63 8304 0004 0086
                         (1276)
                                           EJCT
```

```
(1277)
                       (12/h) *
                       (1279) *
                      (1280) * TRAP ENTRY POINTS. EVERY OTHER LOCATION FROM HERE TO (1281) * $7E IS A POTENTIAL TRAP ENTRY POINT. THOSE LOCATIONS (1282) * WHERE TRAPS ARE NOT IMPLEMENTED ARE AVAILABLE FOR OTHER (1283) * CODING. PRIOTIY IS FROM 6F TO 60, THEN FROM (1284) * 7F TO 70. THEREFORE MISSING MEMORY MODULE IS HIGHEST
                       (1285) * PRIORITY, AND DMA IS LOWEST.
                       (1286) *
                       (1287)
                       (1288) *
                       (1289) *
                                      FETCH PAGE TRAP.
                       (1290) *
                                                BB RCM NONE ..., 280
                       (1241) FPAGE
                                                                                 .PUSHBD :
                      (1292)
                                                DATA FPAGES
060: F000 060C 0002 008A
                      (1293)
                                                RY => YSAVE TR= NONE , GO TO PAGE+1
061: E800 CA04 0004 0070
                      (1294)
                      (1295) *
                                      WRITE ADDRESS TRAP
                      (1296) *
                      (1297) WRITE
                                                                  . . RY
                                                                                 RF240 :
                      (1298)
                                                .,S ON TRUE, POP
062: EDUZ 0804 000C 0004
                                                AL RM NONE BB L RMRFMRDY AREAD FORCERD;
                      (1299) PAGE3
                                      CPII
                                                                                        17;
                      (1300)
                      (1301)
                                                GU TO PAGE4
063: 8C5C F5C9 0004 0080
                      (1302) *
                                      READ ADDRESS TRAP
                      (1303) *
                      (1304)
                                               ,,S ON TRUE, POP
                      (1305) READ
                                      CPU
                                                                                 RM280 ;
                      (1306)
064: 0102 0404 000C 0004
                      (1307)
                                      ORG
                                               $66
                      (1308)
                      (1309) *
                                      FETCH READ ADDRESS TRAP
                      (1310)
                      (1311) FREAD
                                      CPU
                                                                  , , RY
                                                                                 RM200 :
                                               .. EAC LOADFO1FO2
                      (1312)
066: 0102 0204 000A C000
                      (1313)
                                      CPU
                                               RF,,1,,,M,0,RF240,,,S ON TRUE, POP
067: 0100 0804 0000 0004
                      (1314)
                      (1315) *
                                      RESTRICT EXECUTION MODE TRAP. THOSE INSTRUCTIONS WHICH
                      (1316) *
                      (1317) * ARE RESTRICTED FORCE THIS TRAP IF THE MODE IS ENABLED.
                      (1319) RXM
                                               RCM = '62 => RY TR= NONE
068: F000 0804 0002 0032
                                      CPU
                                               ,,NONE,,,,RMMRDY, AREAD,, GO TO AVECT1
069: 0000 0704 0004 0077
                      (1321)
                      (1322) *
                                      CENTRAL PROCESSOR PARITY .
                      (1323) *
                                               CON 0 => RM CLEARFUII TR= NONE JUMP ON VERIFY TO VIRY1
                      (1324) CPPAR
06A: 803C 020F 0007 30C4
                      (1325)
                                               RP => RY TR= NONE , GO TO MC4
068: 0000 7804 0004 0034
                      (1326)
                                      ORG
                                               $6C
                      (1327) *
(1328) *
                                      MEMORY PARITY ERROR
                      (1329) *
                      (1330) MEMPAR RR
                                               RCM = '67 => RY TR= NONE
06C: F000 0804 0002 0037
                      (1331)
                                               CON 0 => RM TR= 1
                                                                         , GO TO MEMP3
060: 813C 0204 0004 008C
                      (1332) *
                      (1333) *
                                      MISSING MEMORY MODULE
                      (1334) *
                      (1335) MMUD
                                      RR
                                               RCM = '71 => RY TR= NONE
06E: F000 0804 0002 0139
                                               . TR= NONE
                                                                  ,GO TO MEMPAR+1
06F: 0000 0004 0004 006D
                      (1337) *
                      (1338) *
                                      DMX INSTRUCTION INTERRUPT ENTRY POINT
                      (1339) *
                      (1340) DMX1
                                               RM => MSAVE TR= NX
070: EE00 DA04 0000 0000
                      (1341)
                                      CPU
                                               , NONE, , , RSC ENB 280 , , GO TO , DMX2
071: 0003 1604 0004 0030
                      (1342) *
                      (1343) *
                                      PAGE WRITE PROTECT VIOLATION
                      (1344) *
                      (1345) WRITEP RR
                                               RCM = 173 => RY TR= 1
072: F100 0804 0002 0038
                      (1346)
                                               ,,NONE,,,,RMMRDY, AREAD,, GO TO AVECT1
073: 0000 0704 0004 0077
                      (1347) *
                      (1348) *
                                      POWER FAILURE INTERRUPT
                      (1349) *
                      (1350) FHALTZ ALU
                                               CON ZERO => RM , JUMP ON PFLNOT TO FHALT3
074: 8230 0204 0005 9020
                      (1351) PFL
                                      RR
                                               RCM = '60 => RY TR= NONE
075: F000 0804 0002 0150
                      (1352)
                                     CPII
                                               AL 0 NONE INC
KMRFMRDY AREAD NOP;
                                                                                       RP ;
                      (1354)
                                               EAC CLRPWFL (TRIGNVKEYS, EINTM)
```

ORG

560

076: 8004 7504 0008 0410

```
(1355) *
                      (1356) * ABSOLUTE VECTOR --- THE FIRST ENTRY ALSO BACKS TO (1357) * PROGRAM COUNTER UP BEFORE VECTORING. THE LOCATION IS (1354) * READ. IF ZERO, THE PROCESSER HALTS, IF NOT, A JST TO THE (1354) * LUCATION READ IS DONE. NOTE THAT THE ADDRESS IS
                                                                  THE FIRST ENTRY ALSO BACKS THE
                      (1360) * INTERPRETED AS AN ABSOLUTE 64K POINTER, NO INDEXING OR
                      (1361) * INDIRECTION.
                      (1362) *
           000167
                       (1363) AVECT EQU
                                                *
DEC RP => RP TR= 1
JUMP ON FUII TO *
                      (1364) AVECTI ALU
                                                                         CLEARFUIT :
                      (1365)
077: 81F0 7A0F 0005 5077
                                                AL RM NONE BB L
EAC CLENVKEYS TRIGNVKEYS
                                                                                  ,,RY240 ,SETCC ;
                      (1366)
                                      CPII
                      (1367)
078: BC5C 0307 0004 0400
                                                RP => RM
                                                           TR= ALL ,
                                       RR
                      (1368)
                       (1369)
                                                JUMP ON EQ TO CP1
079: 0300 7204 0006 4035
                      (1370)
                                                RY => RP C= AWRITE TR= ALL
                                                                                      ,GO TO CASS
074: FB00 74F4 0004 01F5
                      (1571)
                      (1372) * PAGE TRAP . PROCESS TO UPDATE CAM IF POSSIBLE (1573) * AND CONTINUE THE INSTRUCTION. IF NO PAGE IN MEMORY (1574) * BACK UP THE P-COUNTER , AND PAGE FAULT INTERRUPT.
                       (1375) *
                      (1376)
                                                $7C
                                       ORG
                       (1377) PAGE
                                                RY => YSAVE
07C: E800 C904 0000 0000
                                                PMAR OR RY => RY TR= 0 FLIP BYTES DISABLERHBB ; GO TO PAGE3
                                       ALU
                       (1379)
07D: 684C 830B 0004
                       0063
                      (1380) *
                                      POST PROCESSING OF CENTRAL PROCESSOR PARITY ERROR
                      (1381) *
                       (1382) * AFTER MICRO-VERIFY HAS SUCESSFULLY BEEN EXECUTED.
                      (1383) *
                      (1384) CPPAR3 RR
                                                RCM = 170
07E: F000 0804 0002 0038
                                                ,,NONE,,,,RMMRDY, AREAD,, GO TO AVECT+1
                                      CPU
                      (1385)
07F: 0000 07C4 0004 0078
                       (1386) PAGE4 RR
                                                YSAVE => RY TR= NONE .
                                                JUMP ON RMOINOT TO PAGE?
080: 0000 C804 0006 1083
                                                                 0
                                                                                         17 ;
                      (1388)
                                      CPU
                                                                           0
                      (1389)
                                                RM280
                                                            . , EAC LOADCAM
081: 0000 F404 0009 8000
                                                ,,ALL ,,,RMMRDY MI
HSMRESUME S ON TRUE,POP
                                                                           MWRITE ;
                                       CPU
                      (1391)
082: 0300 07BA 000C 0004
                      (1392) PAGE7
                                      RR
                                                RY => EAS TR= 1
083: E900 AA04 0000 0000
                                                HCM = '64 => RY
                      (1393)
                                                                           TR= 1
084: F100 0804 0002 0034
                                                ., NONE, ., ., RMMRDY, AREAD, .GO TO AVECT1
                                       CPU
                      (1394)
085: 0000 07C4 0004 0077
                      (1395) *
                      (1396) *
                                       DMC EXECUTION
                       (1397) *
                                                                                   RSC
                                                                                         STROBE ;
                      (1398) DMC3
                                      CPU
                                                RMRFMRDY
                                                            AREAD
086: EE03 85C4 0000 0000
                                                            NX SUB 0 RSC
,,JUMP ON INPUT TO DMC2
                                                                                          (CPN,STROBE) ;
                       (1400)
                                       CPU
                                                RY240
                       (1401)
087: 0E93 C304 0004 5089
                                                AL,,NX,DEC,U,RSC (STROBE) RY240 ;
                       (1402)
                                       CPU
                       (1403)
                                                .. GO TO DOUT1
088: 82F3 8304 0004 0058
                                                                                         STROBE ;
                       (1404) DMC2
                                       CPU
                                                     0
                                                            NX
                                                                   DEC
                                                                           0
                                                                                  RSC
                                                RY240 ,, GO TO DIN1
                       (1405)
089: 82F3 8304 0004 0053
                       (1406) *
                       (1407) *
                                       FETCH PAGE FINISH OFF. IT IS NECESSARY TO LOAD FO1 AND2
                       (1408) *
                                                           NONE ,,,,RM200
                                                                                   ,,EAC LOADF01F02
                       (1409) FPAGE3 CPU
                                                вв км
08A: EC00 0204 000A C000
                                                RF,,1,,,M,0,RF240,,,S ON TRUE, POP
                                       CPU
                       (1410)
088: 0100 0804 000C 0004
                       (1411) *
                                       FINISH THE MEMORY PARITY ERROR TRAP
                       (1412) *
                       (1413) *
                                                            NONE RF
                       (1414) MEMP3 CPU
                                                      0
                                                            . , EAC NOP
                                                                           (TRIGNVKEYS, MCHK)
                                                 RF200
08C: 8000 0A04 0008 0404
                                                                                          RA ;
                       (1416)
                                       CPU
                                                 HMREMRUY AREAD
                                                                    .GO TO AVECT+1
                       (1417)
08D: 8100 15C4 0004 0078
                                                 RX ADD RCM = $20 => RX TR= NONE SETCC
                       (1418) FOUT1
                                       ALU
08E: 9060 0A07 0002 0020
                      (1419)
                                                 ,,,TR= NONE
                                                                 JUMP ON NE TO *-1
08F: 0000 0004 0004 408E
                                       RR
                                                ... TR= NONE GO TO VIRY1
                       (1420)
090: 0000 0004 0004 0004
                                       EJCT
                       (1421)
```

```
(1422) * CONTROL PANEL BOOT. THIS PROGRAM READS IN 512 WORDS FROM (1423) * THE CONTROL PANEL AND PUTS THEM INTO LOCATIONS 6 (1424) * THROUGH '56 IN VIRTUAL MEMORY. THE LOCATION POINTED TO (1425) * BY THE P COUNTER IS THEN EXECUTED.
                        (1426) *
                        (1427) * METHOD OF OPERATION. AN OTA '1720 SENDS THE CONTROL (1428) * PANEL THE LOCATION TO BE READ FROM ITS MEMORY. AN INA (1429) * '1420 IS THEN ISSUED TO GET THE CONTENTS OF THE LOCATION (1430) * JUST ACCESSED. THIS IS WRITTEN INTO MEMORY, THE POINTERS (1431) * ARE INCREMENTED AND THE PROCESS REPETED UNTIL ALL 512 HORDS
                         (1432) * ARE TRANSFERRED.
                        (1433) *
                        (1434) *
                         (1435)
                                                     RCM = 0 => RM
                        (1436) BODT
                                          RR
091: F000 0104 0002 0100
                                                     RCM = 0 => RB
                        (1437)
                                           RH
092: F000 2904 0002 0100
                        (1438)
                                           RR
                                                     RCM = 5 => RS
093: F000 3904 0002 0105
                         (1439) BOOT1
                                          CPU
                                                           RCM
                                                                                          RY
                                                                                                  PIO :
                                                                  ,,DATA '171720
                                                     RY200
                         (1440)
094: F202 1804 0003 E6D0
                                                                                                  (DATA, STROBE) ;
                         (1441)
                                           CPU
                                                     BB
                                                           RCM
                                                                  NX
                                                                                           RSC
                                                     RY280
                                                                       DATA 1131420
                        (1442)
                                                                  ,,
095: F203 AE04 0001 6610
                                                                          ZERO
                                                                                                      0 ;
                                                                  NX
                                                                                  L
                                                                                          RSC
                         (1443)
                                          CPU
                                                           0
                                                           NOP
                                                                  NOP :
                         (1444)
                         (1445)
                                                     EAC
                                                           PLOADVKEYS TRIGVKEYS
096: 823F 0604 000A 4100
                         (1446)
                                           CPU
                                                           BPD NX
                                                                          8B
                                                                                   1
                                                                                           RSC
                                                                                                  0 ;
                                                     RM280
                         (1447)
097: 9ASF 0404 0000 0000
                                                     INC RS => (RY.RS)
                         (1448)
                                           ALU
098: 8204 3004 0000 0000
                                                     RS MINUS RCM = '56 => NULL C= MWRITE SETCC
                         (1449)
                                           ALU
099: 9294 30B7 0002 012F
                                                     INC RB => RM
                                           ALU
09A: 8204 2204 0000 0000
                                                     INC RB => RB;
JAMF JUMP ON
                        (1451)
                                           ALU
                                                              JUMP ON LT TO BOOT1
                        (1452)
09B: 8204 2A00 0006 6094
                                           EJCT
                        (1453)
                                                     DEC RB => RM TR= ALL
                                                                                    JUMP ON GT TO IAB
                        (1454) DIV27
                                          ALU
09C: 83F0 2204 0006 71A2
                                                     RY => RB ,GO TO LDA+1
                                           RR
                        (1455)
09D: EA00 2A04 0004 01DF
                                                     ALLS RM
200 DIVER
                                                                                                  RA :
                         (1456) DIV17
                                          CPU
                                                                  NX
                                                                          ADD
                                                                                   0
                                                                          , ;
                         (1457)
                                                     EAC DIVLOGIC
                         (1458)
09E: AE60 1014 0009 0000
                                                     RFLS 3 ALL 3
RF200 LINK ,;
JUMP ON FCBIT TO DIVER
                                          CPU
                                                                                                  RB ;
                        (1459)
                                                                                   0
                         (1460)
                         (1461)
09F: 2F30 2A44 0004 F146
                                                     ALLS RM
                                                                          ADD
                                                                                                   RA :
                                          CPU
                        (1462)
                                                     RF280
                                                                  LINK
                                                                          ,EAC DIVLOGIC
                         (1463)
UAU: AE60 1C44 0009 0000
                                                                                                  RB ;
                                           CPU
                                                     RFLS 3
                         (1464)
                         (1465)
                                                     RF200 LINK INCRSC ;
JUMP ON RSCNEM1 TO *=1
                         (1466)
0A1: 2F30 2A45 0004
                          9040
                                                   SO TAB CODE AT END WORKS
                         (1467) *
                                    SET RSC = 1
                                                     ALLS RM NX ADD 0
200 LINK INCRSC EAC DIVLOGIC
                                                                                                   RA :
                                           CPU
                         (1468)
0A2: AE60 1045 0009 0000
                                           CPU
                                                           DM
                                                                          ADD
                                                                                                   RA :
                                                                  ., EAC DIVLOGIC
                                                     RYRF240
                         (1471)
0A3: 8E60 1004 0009 0000
                         (1472)
                                                                                                   RB ;
                                           CPU
                                                      RFLS 3
                                                                  ALL
                                                                          6
                                                                                   0
                         (1473)
                                                      RF200
044: 2F60 2A04 0000 0000
                                                                                                   RB ;
                                                                          ANOT
                                                                                   L
                         (1474)
                                           CPU
                                                           0
                                                                  NX
                                                      RF200
                         (1475)
045: 82FC 2A04 0000 0000
                                                                       TR= ALL
                                                                                    JUMP ON GE TO XCB
                                                      INC RB => RB
                                           ALU
                         (1476)
046: 8304 2A04 0004 61A8
                                                                                   SETCC
                                                                                             GO TO DIV27
                                                                  => RY
                                                      RA ADD RM
                         (1477)
                                           ALU
0A7: 8E60 1307 0004 009C
                                                      . ALL RF
                                                                          M RA;
JUMP ON LT TO DIV17
                         (1478) DIV4
                                           CPU
                                                                    0
                                                      200 ,SETCC
                         (1479)
UA6: 0300 1007 0006 609E
                                                                                                   RA;
                                                      ALLS RM
                                                                          SUB
                         (1480)
                                           CPU
                                                                          ,EAC DIVLOGIC
                         (1481)
                                                      200 DIVER
0AY: AE94 1014 0009 0000
                                                      RFLS 3
                                                                                                   PR S
                                           CPU
                                                                          3 0 M RB;
, JUMP ON FCBIT TO DIVER
                         (1482)
                         (1483)
                                                      RF200
                                                                  LINK
044: 2F30 2A44 0004 F146
                                                                                                   RA :
                                           CPU
                                                      ALLS RM
                                                                          ,EAC DIVLOGIC
                                                      RF280
                                                                  LINK
                         (1485)
0AB: AE94 1C44 0009
                          0000
                                                                                                   RB ;
                                                      RFLS 3
                         (1486)
                                           CPU
                                                                   ALL
                                                      RF200
                                                                  LINK
                                                                          INCRSC ;
                         (1487)
```

	56.10	3 4 0 1	(1488)			JUMP ON R	SCNEM1 TO *-1		
UAL	2430	2445	0004 90A6 (1489)		CPU	A116 3W	NX SUB 1		RA;
			(1490)		CPO	ALLS RM 200 LINK	NX SUB 1 INCRSC EAC DIVLO	M	KA ,
040:	ΔF 94	1045	0009 0000			200 6144	INCRUC EAC DIVER	0010	
•~••			(1491)		CPU	AL RM	NX SUB 1	М	RA;
			(1492)		C. 5	RYRF240	,,EAC DIVLOGIC		
OAE:	8E94	1004	0009 0000				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
			(1493)		CPU	RFLS 3	ALL 6 0	M	RB ;
			(1494)			RF200	JUMP ON GE TO	XCB	
OAF:	2F60	2A04	0004 6146						
			(1495)		ALU	RA SUB RM	=> RY SETCC		
090:	8E94	1307	0000 0000						
			(1496)		CPU	AL KEYS		М	RB ;
			(1497)			RM200	ADVFL , ;		
	-		(1498)			JUMP ON G'	T IAB		
061:	8704	2274	0006 71A2						
			(1449)		CPU	BB RY	NX 0 0	М	RB;
			(1500)			RF200	GO TO LDA+1		
085:	EAUU	2 A U 4	0004 01DF						
			(1501)			urustin The	TOUGTTON MEGTOD		
			(1502)		UNIMPLE	MENIED INS	TRUCTION VECTOR		
			(1503)		RR	RCM = 166	=> RY		
A = 2 .	E 200	0 4 0 //	(1504) 0002 0136	0113	K K	RCM - '00	-2 K1		
003.	F 200	0004	(1505)		CPU	BB RM	NX 0 0	м	11 ;
			(1506)		CFU	RMREMRDY	AREAD NOP ;	(1)	11 ,
			(1507)			GO TO AVE			
084.	FFOO	9504	0004 0077			GO TO AVE	C 1		
004.		7364	(150%)						
			(1509)		FINISH	TLIEGAL TN	STRUCTION VECTOR		
			(1510)						
			(1511)		ĸR	RCM = 172	=> RY		
085:	F200	0804	0002 013A						
•05.			(1512)		RR	,,TR= ALL	,GO TO UII3+1		
	0300	0004			RR	,,TR= ALL	,GO TO UII3+1		
	0300	Ú 0 0 4	(1512)		RR ALU	,,TR= ALL INC RY =>			
086:			(1512) 0004 0084						
086:			(1512) 0004 0084 (1513)					м	RB ;
086:			(1512) 0004 0084 (1513) 0000 0000	STAS	ALU	INC RY =>	RY EAF		R8 ;
086: 087:	8465	1300	(1512) 0004 0084 (1513) 0000 0000 (1514) (1515)	STAS	ALU ÇPU	INC RY => RF 0 RM280	RY EAF ALL 0 0 MWRITE JAN		R8 ;
086: 087: 088:	0300	1300 2480	(1512) 0004 0084 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516)	STAS	ALU	INC RY =>	RY EAF ALL 0 0 MWRITE JAN		R8 ;
086: 087: 088:	0300	1300 2480	(1512) 0004 0084 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000	STAS	ALU CPU ALU	INC RY => RF 0 RM280 INC RY =>	RY EAF ALL 0 0 MWRITE JAN RY EAF	16	
086: 087: 088:	0300	1300 2480	(1512) 0004 0084 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000 (1517)	STAS	ALU ÇPU	INC RY => RF 0 RM280 INC RY => BB RM	RY EAF ALL 0 0 0 MWRITE JAN RY EAF ALL 0 0		R8 ;
086: 087: 088: 089:	8A65 0300 8A65	1300 2480 1300	(1512) 0004 0084 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000 (1517) (1518)	STAS	ALU CPU ALU	INC RY => RF 0 RM280 INC RY =>	RY EAF ALL 0 0 MWRITE JAN RY EAF	16	
086: 087: 088: 089:	8A65 0300 8A65	1300 2480 1300	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000	STA5	ALU CPU ALU CPU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY	RY EAF ALL 0 0 0 MWRITE JAN RY EAF ALL 0 0 MREAD	16	
086: 087: 088: 089:	8A65 0300 8A65 EF00	1300 2480 1300 8584	(1512) 0004 0084 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1517)	STA5	ALU CPU ALU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY	RY EAF ALL 0 0 0 MWRITE JAN RY EAF ALL 0 0	16	
086: 087: 088: 089:	8A65 0300 8A65 EF00	1300 2480 1300 8584	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1519)	STA5	ALU CPU ALU CPU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RE	RY EAF ALL 0 0 MWRITE JAN RY EAF ALL 0 0 MREAD M => RB C= AOVFL	1F M	13 ;
086: 087: 088: 089: 08A:	8A65 0300 8A65 EF00 8E60	1300 2480 1300 8584 2A74	(1512) 0004 0004 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1519) 0000 0000 (1520)	STA5	ALU CPU ALU CPU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY	RY EAF ALL 0 0 MWRITE JAN RY EAF ALL 0 0 MREAD M => RB C= AOVFL	16	13 ;
086: 087: 088: 089: 08A:	8A65 0300 8A65 EF00 8E60	1300 2480 1300 8584 2A74	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1519) 0000 0000 (1520) 0000 FFFF	STA5	ALU CPU ALU CPU ALU ALU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RE	RY EAF ALL 0 0 MWRITE JAN RY EAF ALL 0 0 MREAD M => RB C= AOVFL	1F M	13 ;
086: 087: 038: 089: 08A: 08B:	8A65 0300 8A65 EF00 8E60 931C	1300 2480 1300 8584 2A74 2A04	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1517) (1518) 0000 0000 (1517) (1518) 0000 0000 (1517) 0000 0000 (1517) 0000 0000 (1519) 0000 0000 (1520)	STA5	ALU CPU ALU CPU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RE	RY EAF ALL 0 0 MWRITE JAN RY EAF ALL 0 0 MREAD M => RB C= AOVFL	1F M	13 ;
086: 087: 038: 089: 08A: 08B:	8A65 0300 8A65 EF00 8E60 931C	1300 2480 1300 8584 2A74 2A04	(1512) 0004 0004 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1520) 0000 FFFF (1521)	STA5	ALU CPU ALU CPU ALU ALU ALU RR	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RR RB AND RCR 13 => RM	RY EAF ALL 0 0 MWRITE JAM RY EAF ALL 0 0 MREAD M => RB C= AOVFL M = \$7FFF => RB	1F M TR= A	13 ;
086: 087: 088: 089: 08A: 08B: 08C:	8A65 0300 8A65 EF00 8E60 931C	1300 2480 1300 8584 2A74 2A04	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1519) 0000 0000 (1520) 0000 FFFF (1521)	STA5	ALU CPU ALU CPU ALU ALU	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RE	RY EAF ALL 0 0 MWRITE JAM RY EAF ALL 0 0 MREAD M => RB C= AOVFL M = \$7FFF => RB	1F M TR= A	13 ;
086: 087: 088: 089: 08A: 08B: 08C:	8A65 0300 8A65 EF00 8E60 931C	1300 2480 1300 8584 2A74 2A04	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1520) 0000 FFFF (1521) 0000 0000 (1522)	ADU3	ALU CPU ALU CPU ALU ALU ALU RR	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RR RB AND RCI 13 => RM RA PLUS RR	RY EAF ALL 0 0 0 MWRITE JAN RY EAF ALL 0 0 0 MREAD M => RB C= AOVFL M = \$7FFF => RB	M TR= A	13 ; LL = AOVFL
086: 087: 088: 089: 08A: 08C: 08D:	8A65 0300 8A65 EF00 8E60 931C 0000 8E68	1300 2480 1300 8584 2A74 2A04 8104 1A70	(1512) 0004 0004 (1513) 0000 0000 (1514) (1515) 0000 0000 (1516) 0000 0000 (1517) 0000 0000 (1520) 0000 FFFF (1521) 0000 0000 (1522) 0000 0000 (1523)	ADU3	ALU CPU ALU CPU ALU ALU ALU RR	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RR RB AND RCI 13 => RM RA PLUS RR	RY EAF ALL 0 0 MWRITE JAM RY EAF ALL 0 0 MREAD M => RB C= AOVFL M = \$7FFF => RB	M TR= A	13 ; LL = AOVFL
086: 087: 088: 089: 08A: 08C: 08D:	8A65 0300 8A65 EF00 8E60 931C 0000 8E68	1300 2480 1300 8584 2A74 2A04 8104 1A70	(1512) 0004 0084 (1513) 0000 0000 (1514) 0000 0000 (1516) 0000 0000 (1517) (1518) 0000 0000 (1520) 0000 FFFF (1521) 0000 0000 (1522)	ADU3	ALU CPU ALU CPU ALU ALU ALU RR	INC RY => RF 0 RM280 INC RY => BB RM RMRFMRDY RB PLUS RR RB AND RCI 13 => RM RA PLUS RR	RY EAF ALL 0 0 0 MWRITE JAN RY EAF ALL 0 0 0 MREAD M => RB C= AOVFL M = \$7FFF => RB	M TR= A	13 ; LL = AOVFL

```
(1525) *
                            (1526) *
                            (1527) *
                            (1528) *
                            (1529) * MICRO-VERIFICATION ROUTINES. THESE ROUTINES ARE DIVIDED (1530) * UP INTO '13 TESTS. THE TEST NUMBER IS LOCATED IN RY AT (1531) * LEAT AT THE END OF THE TEST WHEN CHECKS ARE DONE (1532) * TO SEE IF THE TEST WAS SUCESSFUL OR NOT. IF A TEST FAILS, THE (1533) * TEST NUMBER IS DISPLAYED ON THE CONTROL PANEL LIGHTS VIA THE (1544) * THE BMA PAIH. THESE ROUTINES ARE EXECUTED FOR THREE DIFFERENT
                            (1535) * FUNCTIONS:
                            (1536) *
                                                            MASTER CLEAR:
                                                THE TESTS ARE RUN UNTIL THEY ASE ALL PASSED. UPON COMPLETION, THE CONTROL PANEL ROUTINE IS ENTERED. FAILURE OF ANY TEST CAUSES A DELAY, FOLLOWED BY A RETRY OF ALL THE TESTS.
                            (1538) *
                            (1539) *
                            (1540) *
                            (1541) *
                             (1542)
                                                            MACHINE CHECK:
                            (1543) *
                                                ENTERED ON THE DETECTION OF A CPU PARITY ERROR, THE TESTS ARE RUN EXACTLY AS IN MASTER CLEAR EXCEPT THAT WHEN THE TESTS ARE
                            (1544) *
                            (1545) *
                            (1546) *
                                                SUCESSFULLY COMPLETED, THE MACHINE CHECK VECTOR IS
                            (1547) *
                                                EXECUTED.
                            (1548) *
                                                            VERIFY (VIRY):
                            (1549)
                            (1550) *
                                                THIS IS AN EXPLICIT USER REQUESTED EXECUTION OF THE TEST
                            (1551) *
                                                RUUTINES. SUCCESS IS REWARDED BY SKIPPING
THE NEXT SEQUENTIAL INSTRUCTION, FAILURE IS SHOWN
BY PUTTING THE FAILED TEST NUMBER INTO RA AND EXECUTING
                            (1552) *
                            (1553) *
                            (1555) *
                                                THE NEXT SEQUENTIAL INSTRUCTION.
                            (1556)
                            (1557) *
                                                TEST 0: TESTS ALU =0 ,SUB ,=0 CONDITIONAL BRANCH, RCM =0, CONTROL UNIT AND SETCC.
                            (1558) *
                            (1559) *
                            (1560) *
                            (1561) *
                            (1562)
                                                ORG
                                                            5 C 4
                                                            CON 0 => RM
                            (1563) VIRY1
                                                                                     TR= NONE
                                                ALU
004: 8030 0204 0000 0000
                                                            AL RM NONE ZERO L M RA RYI
MODAL NOP (54,56,57,58,59,60,61,63,64)
                            (1564)
                                                CPU
                                                                                                         RA RYRF240 , LOADRSC ;
0C5: 8C3C 1D0E 0008 05FB
                                                                  RCM NONE SUB
                            (1566)
                                                CPU
                                                                                            1
                                                                                                              RA ;
                            (1567)
                                                            200 SETCC
                                                                                  DATA 0
OCb: 1094 1007 0002 0100
                                                           0 RY NONE SUB
200 , SETCC ;
JUMP ON NE TO F1
                            (1568)
                                                CPU
                                                                                          1
                                                                                                              RA ;
                                                                                                     М
                            (1569)
                            (1570)
OC/: 0894 1007 0004 4000
                            (1571) >
                            (1572)
                                                TEST 1: TESTS RY => BB
                            (1573) *
                            (1574)
                                                           CON 0 => RX ,TR= NONE EAC CLRNVKEYS (54,56,62)
                                                ALU
008: 803C 0A04 000A 0504
                            (1575)
                                                           INC RY => RY ,TR= NONE ;
JUMP ON NE TO FOUT
                                                ALU
009: 8865 1504 0004 40FC
                            (1577)
                            (1578) *
                                                TEST 2: TESTS MACHINE CHECK RESET
                            (1579) *
                            (1580)
                                                           INC RY => RY TR= NONE , ;
                                                ALU
                            (1581)
                                                           JUMP ON MC TO FOUT
OCA: 8865 1304 0007 10FC
                            (1582) *
                                                TEST 3: 1ESTS SHIFT COUNTER INCREMENTING AND
THE RSCNOTEGM1 TEST. ALSO RX+1 => RX, AND COUNTS FOR
PROPER NUMBER OF INCREMENTS. (THIS TEST WILL SHOW AS #2
IF RSCNEM1 IS ALWAYS TRUE.)
                            (1583) *
                            (1584) *
                            (1585) *
                            (1586)
                            (1587) *
                            (1568)
                                                           INC RX => RX TR= NONE INCRSC ;
JUMP ON RSCNEM1 TO *
                                                ALU
                            (1589)
OCB: 8004 0A05 0004 90CB
                            (1590)
                                                ALU
                                                           RX MINUS RCM = $40 => NULL TR= NONE SETCC
OCC: 9094 0007 0002 0040
                                                           INC RY => RY TR= NONE , ;
JUMP ON NE TO FOUT
                            (1591)
                                                ALU
                            (1592)
0CD: 8865 1304 0004 40FC
                                                TESTS 4,5,6: THESE TESTS VERIFY THAT EACH OF THE REGISTERS
CAN DETECT BAD PARITY. 4 TESTS RY, 5 RM, AND 6 RF. ALSO
CHECKED: 16 WAY BRANCH, MC- TEST.
                            (1594) *
                            (1595) *
                            (1596) *
                            (1597) *
                            (1598)
                                                           BB RCM NONE ,,,,RY200
EMIT $100 $003
                            (1599)
OCE: F000 0804 0002 0003
(1600) VIRY12 ALU
OCF: 823C 0204 0000 0000
                                                           CON 0 => RM TR= NX
                            (1601)
                                                                          NONE ZERO L
                                                                                                     . RF160
000: 803C 0904 0000 0000
                            (1602)
                                                           INC RY => RY TR= NONE , ;
JUMP ON MCNOT TO FOUT
                                                ALU
                            (1603)
UD1: 8865 1304 0007 20FC
                                                           ... TR= NONE MODAL NOP (TRIGNVKEYS, MCHK)
                           (1604)
                                                RR
002: 0000 0004 0008 0404
                                                           BB RY NONE
                            (1605)
                                                CPU
                                                           BB RY NONE ,,,,260 ,,;
S ON TRUE, 16WAYS TO VIRY12+1
                            (1606)
003: E800 0604 000C 0002
                            (1607)
                                                ВB
                                                           RCM => RM TR= NONE ,GO TO VIRY12
```

004: F000 0204 0004 00CF

```
(1608)
                                       ĸн
                                                 RCM => RX TR= NONE .GO TO VIRY12
UD5: F000 0A04 0004 00CF
                       (1604) *
                       (1610) *
                                       TEST 7: PARITY ON LEFT SHIFT, ROTATE
                       (1611) *
                       (1612)
                                       ALU
                                                 CON -1 => RA , EAC LUADSERIALINT
006: 82CC 1A04 0008 4000
                       (1613) * LOGICAL LEFT SHIFT
                                                 RFLS 7
                                       CPU
                       (1614)
                                                                                           RA ;
                       (1615)
                                                 KF200
                                                             RF01
007: 3E70 1A54 0000 0000
                       (1616)
                               * LOGICAL LEFT ROATATE
                       (1617)
                                       CPU
                                                 RFLS 1
                                                             NX
                                                                            0
                                                                                           RA;
                       (1618)
                                                 RF200 ,,;
JUMP ON MC TO VIRY12-5
                       (1619)
0D8: 2680 1A04 0007 10CA
                       (1620) * RUTATE 64 TIMES
                       (1621)
                                       RR
                                                 RA => RA INCRSC ;
                                                 JUMP ON RSCNEM1 TO *=1
                       (1622)
009: U200 1A05 0U04 90D8
                       (1624) * TEST 7 (CUNT): 1EST C BIT FOR SET, LOAD AND RESET (1625) * CBIT SHOULD BE SET SO RA IS TESTED AGAINST -2 (1626) *
                       (1627)
                                                 RA MINUS RCM = -2 + CBIT => RA;
                       (1628)
                                                 C= BD01 SETCC
0DA: 9298 1A37 0003 FEFE
                                                            NX MINUS1 L , SETCC ;
                       (1629)
                                       CPU
                                                      0
                                                                                           RP ;
                       (1630)
                                                 RM200
                       (1631)
                                                 JUMP ON NE TO VIRY12-2
ODB: 02CC 7207 0004 40CD
                       (1632)
                                                 : WRITE BITS THROUGH REGISTER FILE. CHECK
PATTERN USING EXCLUSIVE ORS TO VERIFY PROPPER
OPERATION. ZERO OUT FILES.
                       (1633) *
(1634) *
                                       TEST '10:
                       (1635)
                       (1636)
                                                 RCM = $FFC0 => RX TR= NX
                                       RR
UDC: F200 0A04 0005 FFC0
                                                             NONE RE
                                       CPU
                       (1638)
                                                      0
                                                                                          0 :
                                                                                   RSC
                                                 RY240 , INCRSC ;
JUMP ON EQ TO *+2
                       (1639)
                       (1640)
0DD: 8007 0305 0006 40DF
                                                            NONE
                       (1641)
                                       CPU
                                                      RY
                                                                  88
                                                                                   RSC
                                                                                          0 ;
                                                 (1642)
                       (1643)
ODE: E85F 0A07 0004 0000
                                       RR
                                                 RCM = $FFE1 => RY
00F: F200 0804 0003 FFE1
                                                 INC RY => RY INCRSC ;
                                       ALU
                      (1646)
                                                 JUMP ON NE TO *+4
0E0: 8A65 1305 0004 40E4
                       (1647)
                                       CPU
                                                                    INC CBIT
                                                                                          0 ;
                                                     SETCC
                      (1648)
                                                 200
0E1: 0208 0007 0000 0000
                       (1649)
                                       CPU
                                                      RY
                                                             NX
                                                                    XOR
                                                                                   RSC
                                                                                          0 ;
                                                 RF200 SETCC;
JUMP ON NE TO *=2
                       (1650)
                       (1651)
0E2: 8A6F 0A07 0004 40E0
                                                                                          RA ;
                                                 RF200
                       (1653)
                                                             , LOADRSC
0E3: 8A3C 1A0E 0000 0000
                                       pρ
                                                 RM => RP TRE NY
0E4: EE00 7A04 0000 0000
                       (1655)
                                                 RCM = '10 => RY
0E5: F200 0804 0002 0008
                                                 ,,, JUMP ON NE TO FOUT
                      (1656)
0E6: 0200 0004 0004 40FC
                       (1657) *
                                                I: I/O BUS 1EST. ALTENATING ONES AND ZEROS ARE
SENT OUT BOTH BPA AND BPD AND READ BACK IN. THIS
CHECKS CPU LOU C IN THE PATH AND 'STUCK AT' FAULTS ON THE
                                       TEST '11:
                       (1659) *
                       (1660)
                       (1661) *
                                                 CONTROLERS.
                       (1662)
                       (1663)
                                       CPU
                                                                    0
                                                                                   RSC
                                                                                          0 ;
                                                            ,,DATA $A5A5
                                                 RYRF240
                       (1664)
067: F203 0004 0003 48A5
                       (1005)
                                       CPU
                                                 Вв
                                                             NY
                                                                    0
                                                                            ()
                                                                                   RY
                                                                                          PIO ;
                                                 RM200
                       (1666)
0E8: EA02 1204 0000 0000
                                       CPU
                                                      BPA
                       (1667)
                                                             NX
                                                                    XOR
                                                                            L
                                                                                   RSC
                                                                                          DATA :
                                                 RY240
                                                             , SETCC
                       (1668)
0E9: F66F 2307 0000 0000
                       (1669)
                                       CPU
                                                      RED NX
                                                                                   RSC
                                                                                          DATA ;
                                                 RM200 ,SETCC ;
JUMP ON NE TO *+4
                       (1670)
                       (1671)
0EA: FA6F 2207 0004 40EE
                       (1672)
                                       CPU
                                                 RFRS 2
RYRF240
                                                             NX
                                                                    2
                                                                            ٥
                                                                                   RSC
                                                                                          0:
                       (1073)
                                                 RYRF240 ,, ;
JUMP UN NE TO *+3
0EB: 4A25 0004 0004 40EE
                       (1675)
                                                                                          DATA ;
                                       CPU
                                                      BPA NX
                                                                                   RSC
                                                            SETCE
                                                 RY240
                       (1070)
0EC: F66F 2307 0000 0000
                                                 BH BPD NX XOR
RM200 ,SETCC ;
JUMP ON EQ TO *+3
                       (1677)
                                       CPU
                                                                                   RSC
                                                                                          DATA ;
                       (16/8)
0ED: FA6F 2207 0000 40F0
                                                 RCM = '11 => RY
                       (16HŪ)
OFE: F200 0804 0002 0109
                                                                    ZERO
                                                                                   RSC
                                                                                          0 ;
                                                 AL 0
                      (1681)
                                       CPU
                                                             NX
```

```
,,GO TO FOUT
                                                   RF200
                        (1682)
OEF: 823F 0A04 0004 00FC
                        (1683) *
                                         TEST '12: MEMORY TEST. LOCATION 5 (UNDER THE REGISTERS)

IS TESTED TO SEE IF ONES AND ZEROS CAN BE WRITTEN AND READ.

NOTE THAT A MISSING FIRST BK CAN CAUSE A MISSING MEMORY

TRAP.
                        (1684) *
(1685) *
                        (1686) *
(1687) *
                        (1688) *
                                                   RCM = 5 => RY
                                         RR
                        (1689)
OFO: F200 0804 0002 0105
                                                   BB RM
RF200
                        (1690)
                                         CPU
                                                                NONE 0
                                                                                0
                                                                                               RY :
                                                                AWRITE
                        (1691)
OF1: EC00 0AF4 0000 0000
                                                    BB RY
                                                                NONE 0
                                                                                               0 ;
                        (1692)
                                         CPU
                                                    RY200
                        (1693)
0F2: E800 0804 0000 0000
                                                                ,,,,RMMRDY
                                                    ,,NONE
                                                                                AREAD
                        (1694)
                                         CPU
0F3: 0000 07C4 0000 0000
(1695)
0F4: 8E6C 0A07 0000 0000
                                                    RX XOR RM => RX SETCC
                                          ALU
                        (1696)
                                                    RCM = '12 => RY TR= NONE
0F5: F000 0804 0002 010A
                        (1697)
                                                    ,,, JUMP ON NE TO FOUT
0F6: 0200 0004 0004 40FC
                        (1698) *
                                                   3: PARITY TEST. AFTER VERIFYING PARITY WORKS IN
TESTS 4,5, AND 6, THE REST OF THE TESTS ARE RUN WITH
PARITY ENABLED. IF MACHINE CHECK GETS SET DURING THOSE
TESTS, '13 WILL FAIL.
                                          TEST '13:
                        (1700) *
                        (1701) *
                        (1702) *
                        (1703) *
                                                    INC RY => RY,, JUMP ON MC TO FOUT
0F7: 8A65 1304 0007 10FC (1705) *
                                          ALU
                                          SUCCESSFUL TEST COMPLETION
                        (1706) *
(1707) *
                                                         RCM NX RF 0 M
0 BD01 SETCC DATA '1000
                        (1708)
                                                    RY200
                        (1709)
0F8: F200 7837 0000 0500
                                                    CON 0 => RM , JUMP ON EQ TO MC4
                        (1710)
                                          A1 ()
0F9: 823C 0204 0006 4034
                                                    ,, CLEARFUII JUMP ON FUII TO CASS
                        (1711)
OFA: 0200 000F 0005 51E5
                                                    ,,,GO TO CPPAR3
                                          RR
OFB: 0200 0004 0004 007E
                        (1713) *
                                          FAILED TEST COMPLETION/RETRY
                        (1714) *
                        (1715) *
                                                         RY NONE 0
                                                                                                RA ;
                                                                                 0
                        (1716) FOUT
                                          CPU
                                                    RF200
                        (1717)
                                                    RF200 ,, ;
JUMP ON FUII TO F1
0FC: E800 1A04 0005 5000
                                                    CON 0 => RX TR= NONE , GO TO FOUT1
                        (1719)
                                          ALU
OFD: 803C 0404 0004 008E
                                          EJCT
                        (1720)
```

C-14

```
(1721)
                                   ORG
                                            RS MINUS RY => RY
                    (1722) ENTR
                                   ALU
100: 8494 3304 0000 0000
                    (1723)
                                   CPU
                                            RF,,ALL,,,M,RS,RM280,MWRITE
101: 0300 3484 0000 0000
                                            RY => RS JAMF
                    (1724)
102: E800 3900 0000 0000
                                            RM => RX ,GO TO FLX2
                    (1725) FLX1
                                   RR
103: EE00 0A04 0004 012A
                                   ORG
                                            $104
                                            RS => RY
                    (1727) RIN
                                   RR
104: 0200 3804 0000 0000
                                   CPU
                                            ,,ALL,,,,RMMRDY,MREAD
105: 0300 0784 0000 0000
                                            INC RM => RY
106: 8E65 1304 0000 0000
                    (1730)
                                   CPU
                                                 RM
                                                             вв
                                                                                 11 ;
                                            RMRFMRDY MREAD SETCC
                    (1731)
107: EFSC 9587 0000 0000
                                                       JUMP ON EQ TO *+3
                    (1732)
                                   RR
                                            11 => RY
108: 0200 9804 0006 4108
109: E800 3904 0000 0000
                                            RM => RP JAMF TR= NX
                    (1734)
10A: EE00 7400 0000 0000
                                            RCM = 175
                                   RR
                    (1735)
108: F200 0804 0002 0030
                                                       .GO TO UII3+1
                                                => RM
                    (1756)
                                   RR
10C: 0200 7204 0004 0084
                                                                                     0 :
                    (1737) FGEN
                                   CPU
                                                 0
                                            RF240
                                                                     GO TO FGEN1
                                                             NOP
                    (1738)
10D: 0200 0804 0004 0406
                    (1/39)
                                   ORG
                                            $110
                    (1740)
                                   INSTRUCTION EXECUTION SPACE
                     (1741)
                    (1742)
                     (1743) EVMX
           000420
           000420
                    (1744) ERMX
                                   FOU
           000420
                    (1745)
                                   EQU
                                            RP => RY NOP JUMP ON RXM TO RXM
                    (1746) ERMJ
                                   RR
110: 0200 7804 0007 4068
                     (1747)
                                   CPU
                                                             0
                                                                    0
                                                                          М
                                                                                 13;
                                            RMRFMRDY
                                                      MREAD NOP ;
                    (1748)
                                            MODAL
                                                       NOP
                                                             (TRIGNVKEYS, RXM, EINTM)
111: EF00 8584 0008 0411
                    (1750)
                                            RM => RY
                                                      EAF
                                                             EAC SETFUII
112: EE00 080D 000A 8000
                                                                                     RP ;
                                                 0
                                                             INC
                    (1751)
                                   CPU
                                                      ALL
                                            AL 0 ALL INC
RMRFMRDY MREAD NOP ;
JUMP ON RSC12 TO EVMX1
                    (1753)
113: 8304 7584 0005 B1F2
                                            RM => RP TR= NX
114: EE00 7A04 0000 0000
                                            13 => RM TR= NX
                                                               ,EAC CLEARCAM
                    (1755)
115: 0200 B204 0009 C000
                                            ,, JAMF TR= ALL MODAL NOP (TRIGNVKEYS, PAM)
                    (1756) EPMJ6
116: 0300 0000 0008 0420
                                            . . RESTJAMF
                                                           MODAL NOP (TRIGNVKEYS, RXM, EINTM)
                    (1757) ERM
                                   ĐΡ
117: 0200 0002 0008 0411
                                   RR
                                            RCM = 0 => RM C= BD01 LOADRSC
118: F000 013E 0002 0100
                                                                                  RA ;
                     (1759)
                    (1760)
                                            200 SOVFL
119: 0300 1064 0000 0000
                                                           3
                                   CPU
                                            RFLS 7
                                                       NX
                                                                     0
                                                                                     RB :
                     (1762)
                                            RF 200
                                                       LINK
                                            JUMP ON FCBIT TO *+2
                     (1763)
11A: 3E30 2A44 0004 F11C
                                            RFLS 3
                                   CPU
                    (1764)
                                            RF200 SOVFL INCRSC ;
JUMP ON RSCNEM1 TO *=2
                     (1766)
118: 2F70 1A65 0004
                                                                                  RB ;
                                            RERS 0
                     (1767)
                                   CPU
                                                       NX
                                            RF200
                     (1768)
11C: 4260 2A04 0000 0000
                    (1769)
110: E400 B904 0000 0000
                                            13 AND RCM = $3F => (RY,13) TR= TDMX
                                    ALU
                     (1770)
11E: 911C BD04 0002 013F
                                            ,,,GO TO OTK+2
                     (1771)
                                    RR
11F: 0200 0004 0004 01,94
           000440
                     (1772)
                                    EQU
                    (1773) LPMX
(1774) LPMJ
           000440
                                    EQU
           000440
                                    EQU
                                            RP => RY NOP JUMP ON RXM TO RXM
                     (1775) EPMJ
                                    RR
120: 0200 7804 0007 4068
                                    CPU
                                                                                  13 ;
                                                       MREAD , GO TO ERMJ+2
                                             RMRFMRDY
                     (1777)
121: EF00 8584 0004 0112
                                             ,,,JUMP ON FETCH1 TO *+2
                    (1776) XEC
                                    RR
122: 0200 0004 0004 A124
                                    CPU
                                            RF 0 NX 0 0 CLMCLFCLI MREAD ,GO TO F9
                                                                                  RA ;
                     (1780)
125: 0200 1F84 0004
                                            DEC RP => RP CLEARFUII JUMP ON FUII TO *
                                    ALU
                     (1781)
124: 82F0 7A0F 0005
                                             . . JAMF
                     (1782)
                                    RR
125: 0200 0000 0000 0000
                     (1783)
                                             , REST EAC SETFUII
                                    RR
```

126: 0200 0006 000A 8000

```
,,,GO TO VIRY1
 127: 0200 0004 0004 0004
            000450
                      (1785) CEA3
                                     EQU
                      (1786) EAA
                                               RY => RA TR= NX JAME
 128: EA00 1A00 0000 0000
                      (1787)
                             FLX
                                     CPU
                                               ,,ALL,,,,RMMRDY MREAD ,GO TO FLX1
 129: 0300 0784 0004 0103
                      (1788) FLX2
                                     CPU
                                               RELS 7
                                                                3
                                                                        0
                                                                                     RX 3
                      (1789)
                                                         , JAMF
                                              RF200
 12A: 3E30 0A00 0000 0000
                      (1790)
                             JEQ
                                     ALU
                                              INC RA + 0 => NULL SETCC
 126: 8200 1007 0000 0000
                      (1791)
                                     RR
                                              , JAMF JUMP ON EQ TO JMP
 120: 0200 0000 0006 4100
                      (1792) JNE
                                     ALU
                                              INC RA + 0
                                                           => NULL SETCC
 120: 8200 1007 0000 0000
                      (1793)
                                              ,, JAMF JUMP ON NE TO JMP
 12E: 0200 0000 0004 41D0
                      (1794) JLE
                                     ALU
                                              INC RA + 0
                                                           => NULL SETCE
 12F: 8200 1007 0000 0000
                      (1795)
                                     RR
                                              , JAMF JUMP ON LE TO JMP
 130: 0200 0000 0004
                       7100
                      (1796) JGT
                                     ALU
                                              INC RA + 0
                                                           => NULL SETCC
 131: 8200 1007 0000 0000
                      (1797)
                                     RR
                                              ,,JAMF JUMP ON GT TO JMP
 132: 0200 0000 0006 7100
                      (1798) AOA
                                     ALU
                                              INC RA => RA C= ADVFL JAMF DATA 0
 133: 8204 1A70 0002 0100
                      (1799) JLT
                                              INC RA + 0 => NULL SETCC
                                     ALU
 134: 8200 1007 0000 0000
                      (1800)
                                     RR
                                              .. JAMF JUMP ON LT TO JMP
 135: 0200 0000 0006 6100
                      (1801) JGE
                                              INC RA + 0 => NULL SETCC
                                     AL U
 136: 8200 1007 0000
                      0000
                      (1802)
                                     RR
                                              , JAMF JUMP ON GE TO JMP
 137: 0200 0000 0004 6100
                                              DEC RX => RX SETCC ;
                      (1803) JDX
                                     ALU
                      (1804)
                                              GO TO JNE+1
138: 62F0 0A07 0004
                      012E
                      (1805) JIX
                                     ALU
                                              INC RX => RX SETCC ;
                      (1806)
                                              GO TO JNE+1
 139: 8204 0A07 0004 012E
                      (1807) JSX
                                              RP => RM
                                     RR
13A: 0000 7104 0000 0000
                      (1808)
                                     20
                                              RM => RX ,GO TO JMP
138: EE00 0A04 0004
                      (1809) CREP
                                     RR
                                              RY => 13
13C: E800 B904 0000 0000
                      (1810)
                                     ALU
                                              INC RS => RY
13D: 8204 3304 0000 0000
                                     CPU
                      (1811)
                                                               0
                                                                                    RP ;
                                                                       0
                      (1812)
                                              RM280
                                                         MWRITE
13E: 0300 7484 0000 0000
                      (1813)
                                     RR
                                              13 => RY ,GO TO JMP
13F: 0200 B804 0004
                      0100
                      (1814)
                      (1815) *
                                     UNIMPLEMENTED INSTRUCTION VECTOR (UII)
                      (1816)
                     (1817) UII
                                     RR
                                              RY => EAS TR= ALL
140: EB00 AA04 0000 0000
                     (1818)
                                     00
                                              RP => RM ,GO TO UII3
141: 0200 7204 0004 00B3
                     (1819)
                     (1820) *
                                     ILLEGAL INSTRUCTION VECTOR (ILL)
                      (1821)
                     (1822) ILL
                                     RR
                                              RY => EAS TR= NX
142: EAUO AAO4 0000 0000
                     (1823)
                                     RR
                                                       ,GO TO ILL3
143: 0200 7204 0004 0085
                     (1824) DIV
                                    CPU
                                              0
                                                   RCM
                                                        ALL
                                                                             0
                                                                                    0 ;
                     (1825)
                                              RMMRDY
                                                         MREAD LOADRSC ;
                     (1826)
                                             DATA -15
144: 1300 078E 0003 FEF1
                     (1827)
                                    CPII
                                                   RM
                                                               XOR
                                                                                    RA ;
                                              200
                                                               GO TO DIV4
                                                  SETCC
145: 0E6C 1007 0004 00A8
                     (1829) DIVER
                                              RERS 0
                                    CPU
                                                         NY
                                                                       0
                                                                                    RB ;
                     (1830)
                                              RF200
146: 4260 2400 0000 0000
                     (1831) LDX
                                    CPU
                                              ..ALL.,,,RMMRDY
                                                                   MREAD
147: 0300 0784 0000 0000
                                    CPU
                                                        NX
                                                               0
                                                                       0
                                                                             ΧM
                                                                                    0 ;
                     (1853)
                                                        JAME
                                              RF200
148: EE01 0A00 0000
                      0000
                     (1634)
                     (1835) *
                     (1836) * INSTRUCTION EXECUTION. IN THIS SECTION, INSTRUCTIONS (1837) * (INDICATED BY THE LABELS) ARE EXECUTED.
                     (1840) * SEVERAL GEN B INSTRUCTIONS DECODE TO THE SAME PLACE. AS (1841) * A RESULT, THEY MUST BE SPECIALLY DECODED BY TESTING FOR DIF-(1842) * FERENT OP CUDES IN RM.
                     (1838) *
                     (1644) GENB
                                             ... JUMP ON RSC12 TO RMC
149: 0200 0004 0005 B187
                     (1845)
                                    RR
                                             ...JUMP ON RS16 TO GENB1
14A: 0200 0004 0005 2183
                                             RP => RY REST GO TO CP1
148: 0200 7806 0004 0035
```

(1784)

RR

```
(1847) SUB
                                                    ..ALL.,,,RMMRDY MREAD , JUMP ON DP TO SUB3
14C: 0300 0784 0005 C16C
                                                    RA SUB RM => RA C= AUVFL JAMF
                        (1848)
                                          ALU
 140: 8E94 1A70 0000 0000
                        (1849) JST
                                          CPU
                                                    ,,ALL,,,,RMMRDY
 14E: 0300 0784 0000 0000
                        (1850)
                                          CPU
                                                                                                RP ;
                        (1551)
                                                    005M8
                                                                 .. EAC JST
14F: 8E00 7204 0008 8000
                        (1852) JST1
                                          CPU
                        (1853)
                                                    RE200
                                                                 MWRITE
                                                                                 ,GO TO CASS
150: EB00 7AB4 0004 01E5
                        (1854)
                                          EJCT
                         (1855) *
                        (1855) *

PROGRAMMED INPUT/OUTPUT. INA, OTA, SKS, AND OCP ARE
(1857) * ALL EXECUTED USING THIS COMMON CODE. INSTRUCTION
(1656) * SPECIFIC CODE IS EXECUTED AFTER TESTING THE TWO HIGH
(1859) * UNDER BITS OF THE OP CODE. TH TESTS ON DEVICE
(1860) * ADDRESS 20 ARE TO AVOID TESTING READY, CLEAN UP PARITY
(1861) * AND NOT SKIP FOR DEVICE 20 DEVICES INCLUDING THE CONTROL
(1862) * PANEL THE REAL TIME CLOCK, AND THE MASK CHANGE COMMANDS.
                        (1863) *
                                                   0 RCM NX 0
280 NOP LOADRSC;
DATA 1
                         (1864) INA
                                                                                                PIO :
                        (1865)
                        (1866)
151: 1202 1606 0002 0001
                                                    RF 0
RM200
                        (1867)
                                          CPII
                                                                        0
                                                                                        RSC
                                                                NOP
                                                                        NOP ;
                                                    JUMP ON FUINOT TO SKS
                        (1869)
152: 0203 0204 0005 3157
                         (1870)
                                          CPU
                                                         BPD NX
                                                                                0
                                                                                        RSC
                                                                                                0 ;
                        (1871)
                                                    RE280
                                                                0
                                                                        NOP :
                                                    JUMP ON READYNOTANDNEZO TO INAT
153: FA03 0C04 0005 7156
                                         CPU
                                                    0 0 NONE 0
                                                                                 ٥
                                                                                        RSC
                                                                                                STROBE ;
                        (1874)
                                                    JUMP ON BPSP1NOT TO INAZ
                        (1875)
154: 0003 8004 0006 318A
                        (1876)
                                                         0
                                                                NONE RF
                                          CPU
                                                                                        RSC
                                                    RM200
                                                                        NOP ;
                                                                NOP
                        (1878)
                                                    JUMP ON DANOTZO TO CASS
155: 8003 0204 0005 61E5
                        (1879) INA1
                                                                NONE BB
                                                                                        RSC
                                                                                              0 :
                                                    RF200
                        (1880)
                                                                NOP
                                                                        JAME
156: 8C5F 0A00, 0000 0000
                        (1881) SKS
                                          CPU
                                                    .,NX.,,RSC,0,280,,,JUMP ON READYANDFO2 TO SKS1
157: 0203 0604 0005 81EC
(1882)
158: 0203 8004 0004 0156
                                          CPU
                                                    ,,NX,,,RSC,STROBE,,,,GO TO INA1
             000531 (1883) PIO
                                          EQU
                        (1884) UTA
                                          RR
                                                    RM => RY TR= ALL REST JUMP ON OTANOT TO INA
159: EF00 0806 0005 4151
                        (1885)
                                                                                                PIO ;
                        (1886)
                                                    280
                                                         0
                                                                LOADRSC DATA 1
15A: 1202 160E 0002 0001
                        (1887)
                                         CPU
                                                          RCM
                                                                        ٥
                        (1888)
                                                    RM200
                                                                NOP
                                                                       LOADRSC DATA 7
158: 1203 020E 0002 0007
                        (1889)
                                         CPU
                                                                NY
                                                                        0
                                                                                 0
                                                                                        RSC
                                                                                               DATA ;
                                                    280 NOP -NOP ;
                        (1891)
                                                    JUMP ON READYNOTANDNE20 TO F1
150: 0203 2604 0005 7000
                                                    ..., RSC (DATA, STROBE) 200 , JUMP ON DANOT20 TO OTA1
                        (1892)
                                         CPU
150: 0203 A004 0005 615F
                        (1893)
                                         CPIL
                                                    ,,ALL,,,RSC DATA 200 ,JAMF
15E: 0303 2000 0000 0000
                                                   RF200 NOP EAF;
GO TO F1
                        (1894) OTA1
                                         CPU
                                                                      INC
                                                                                        RSC DATA ;
                        (1895)
15F: 8307 2A0D 0004 0000
                                         EJCT
```

```
(1898)
                                   ORG
                                            $160
                    (1899)
                                            INC RY => RY EAF
                                    ALU
160: 8A65 130D 0000 0000
                    (1900)
                                   CPU
                                                       ALL
                                                                     0
                                                                                  RA ;
                     (1901)
                                            RMRFMRDY
                                                       MREAD
161: EF00 1584 0000 0000
                                            RM => RB
                                                       TR= NX
                                                                     JAMF
                                   RŘ
                    (1902)
162: EE00 2A00 0000 0000
                    (1903) FLD
                                   CPU
                                                                                     vsc ;
                                                                     DATA SOOFF
                                            RMRFMRDY
                                                       MREAD NOP
163: F300 6584 0002 01FF
                                                                                     FLTH ;
                    (1905)
                                   CPU
                                            88
                                                                     GO TO FLD1
                                            RF200
                                                       NOP
                                                             NOP
164: EE00 4A04 0004 0456
(1907) FAD
                                                                                    0 ;
                                  CPU
                                                                     GO TO FAD1
                     (1908)
                                            RMMRDY
                                                       MREAD NOP
165: 0300 0784 0004 040B
                                                                                     0 ;
                                    CPU
                                                       MREAD NOP
                                                                     GO TO FSB1
                                            RMMRDY
                     (1910)
166: 0300 0784 0004 0400
                                                                                     0 :
                     (1911)
                                    CPU
                                                                     GO TO FMP1
                                            RMMRDY
                                                       MREAD NOP
                     (1912)
167: 0300 0784 0004 0417
                                                            0
                                                                                    0 ;
                     (1913) FDV
                                   CPU
                                                 0
                                                      ALL
                                            RMMRDY
                                                       MREAD
                                                             NOP
                                                                     GO TO FDV1
                     (1914)
168: 0300 0784 0004 0428
                                                                                     FLTH ;
                                                 0
                                    CPU
                     (1915)
                            FST
                     (1916)
                                            RM200
                                                       NOP
                                                              NOP
                                                                     GO TO FST1
169: 0200 4204 0004 0464
(1917) FCS
                                                                                     11 7
                                    CPU
                                                  RCM
                                                                            SOOFF
                                                       MREAD NOP
                                                                     DATA
                     (1918)
                                            RMRFMRDY
16A: F300 9584 0002 01FF
                                    CPU
                                                       NY
                                                              XOR
                                                                                     FLTH ;
                                                  BDO1 SETCC GO TO FCS1
                                            280
                     (1920)
168: EE6C 4637 0004 0468
                                            INC RY => RY EAF
                     (1921) SUB3
                                    ALU
16C: 8A65 130D 0000 0000
                                                  ρм
                                                                     0
                                                                                  13 :
                     (1922)
                                    CPU
                                            RMRFMRDY
                                                       MREAD
                     (1923)
16D: EF00 8584 6000 0000
                                                          => RB SETCC
                                            RB MINUS RM
                     (1924)
                                    A1 11
16E: 8E94 2A07 0000 0000
                                                                   JUMP ON GE SUB+1
                     (1925)
                                    RR
                                                       TR= NX .
16F: 0200 8204 0004 6140
                                                                         TR= ALL
                                    ALU
                                                 ND RCM = $7FFF
                                                                  => RB
170: 931C 2A04 0000 FFFF
                                                                    C= AOVFL
                     (1927)
                                    ALU
171: 8E90 1A70 0000 0000
                     (1928) PIM
                                    ALU
172: 9210 1204 0001
                      0100
                                                       => RM ,GO TO LDA+1
                     (1929)
                                    ALU
173: 8E4C 2204 0004 01DF
                                                          + 0 SETCC
                                    ALU
                     (1930) PID
174: 8200 1307 0000 0000
                                                              JUMP ON GE TO XCA+1
                                    Al II
                     (1931)
175: 62CC 1A04 0004 61A3
                     (1932)
                                    RR
176: E800 2904 0000 0000
                                             RB AND RCM = $7FFF
                                                                 => RB
                                                                            JAME
177: 921C 2A00 0000 FFFF
                     (1934) IMA
                                    ĸR
                                             RA => RM
178: 0000 1104 0000 0000
                                                                      0
                                                                            м
                                                                                   13 1
                                    CPU
                     (1935)
                                                        MREAD
                     (1930)
                                             RMRFMRDY
179: FF00 B584 0000 0000
                                    RR
                                             RM => RA
                                                        TRE NX
17A: EE00 1A04 0000 0000
                                             RF
                                                  0
                                                              0
                                                                      0
                                                                                   13 :
                     (1938)
                                    CPU
                                                                      JAME
                                                        MWRITE
                     (1939)
                                             RM280
175: 0300 6460 0000 0000
                     (1940) MPY
                                    CPU
                                                  RCM
                                                                                   0 ;
                                             RMMRDY
                                                        MREAD LOADRSC ;
                     (1941)
                                             DATA -15
                     (1942)
17C: 1300 078E 0003 FEF1
                                    CPU
                                             RFRS 5
                                                                      0
                                                                            М
                                                                                   RA :
                     (1943)
                                                        LINK
                      (1944)
                                             RY240
170: 5660 1344 0000 0000
                     (1945)
                                    RR
                                             RY => RB
 17E: E800 2904 0000 0000
                                             RCM = 0
                     (1946)
 17F: F000 1904 0002
                      0100
                                             ALRS RM
                                                               ADD
                                                                                   RA ;
                                    CPU
                      (1947)
                                                               ,EAC MPYLOGIC
                      (1948)
                                             RF240
                                                        LINK
 180: CE60 1844 0008 C000 (1949)
                                                                                   RB :
                                             RFRS 0
                                                                      ٥
                                                               INCRSC ;
                                                        LINK
                      (1950)
                                             RF200
                                             JUMP ON RSCNEM1
                                                               TO *-1
                      (1951)
 181: 4360 2A45 0004 9180
                                     CPU
                      (1952)
                                                        AUVEL JAME
                                                                      FAC MPYLOGIC
                                             RF240
                      (1953)
 182: 8E94 1B70 0008 C000
                                             .,JAMF
                                                        JUMP ON RSC11 TO *+1
                                     RR
                      (1954) GENB1
 183: 0200 0000 0005 A184
                                             VSC AND RCM = SFF => RM TR= ALL
                      (1955)
                                     ALU
 184: 931C 6204 0002 01FF
                                             RM => RA
                                                        JAMF ;
                      (1956) SCA
                      (1957)
                                             JUMP ON RS15 TO *+1
 185: EE00 1A00 0005 0186
                                             RA OR KEYS => RA
                                                                      DISABLERHBB GO TO F1
                                     ALU
                      (1958) INK
 186: 864C 1A08 0004 0000
```

```
. . RESTJAMF
                    (1959) RMC
                                   RR
                                                          MODAL NOP (TRIGNVKEYS, MCHK)
187: 0200 0002 0008 0404
                    (1960) DHL
          000610
                                        ,,JAMF
                                                   MODAL NOP (TRIGVKEYS, DP)
                    (1961) SGL
                                   ĸR
188: 0200 0000 0008 0140
          000611
                    (1962) E16S
          000611
                    (1963) £328
(1964) £32R
                                   EQU
          000611
                                   EWU
                                           ,,JAMF
                    (1905) E64R
                                                     MODAL NOP (TRIGVKEYS, AM1, AM2)
189: 0200 0000 0008 0100
                    (1966) INA2
                                   CPU
                                                RM
                                                            NOP ;
                    (1967)
                                           RE200
                                                      0
                                           GO TO CASS
                    (1968)
18A: 8E4F 0A04 0004 01E5
                    (1969) CEA
                                   CPU
                                               RCM
                                                      NONE ,,,,280
                                                                          .PUSHBO :
                    (1970)
                                           DATA CEAS
18b: F000 060C 0000 0328
                                           RA => RM , GO TO F6
                                   RR
                    (1971)
18C: 0200 1204 0004 0010
          000615
                   (1972) EMCM
                                   ENU
                    (1973) LMCM
                                           ,,, JUMP ON RXM TO RXM
                                   RR
180: 0200 0004 0007 4068
                                           ,, JAMF MODAL NOP (TRIGNVKEYS, PARIM)
                    (1974)
                                   RR
18E: 0200 0000 0008 0402
                                           RY => RB TR= NX
                                                                    .GO TO LDA+1
                    (1975) IAB2
                                   RR
18F: EA00 2A04 0004 01DF
          000620
                    (1976) ENB
                                   EQU
                                           ,,, JUMP ON RXM TO RXM
                    (1977) INH
                                   RR
190: 0200 0004 0007 4068
                                           . . JAME
                                                     MODAL NOP (TRIGNVKEYS, EINTM)
                    (1978)
                                   S
191: 0200 0000 0008 0410
                                           RA => . TRE NY CE BOOT
                    (1979) OTK
                                   RR
                                           EAC PLOADVKEYS TRIGVKEYS
                    (1980)
192: 0200 1034 000A 4100
                                           RA AND RCM = SFF => RY TR= ALL
                    (1981)
                                   A1 11
193: 931C 1304 0002 01FF
                    (1982)
                                   ALU
                                           VSC AND RCM = $FF00 => VSC
194: 921C 6A04 0003 FF00
                                           VSC OR RY => VSC
                                                                    JAME
195: 8A4C 6A00 0000 0000
                    (1984)
                    (1985) *
                                   NON-VISIBLE KEYS ARE TRIGGERED ON CAI BECAUSE THIS
                    (1966) * INHIBITS INTERRUPTS FOR THE FOLLOWING INSTRUCTION.
                    (1987) * (JST CONCATINATION ALSO PERFORMS THE SAME FUNCTION.
                    (1988) *
          000626
                    (1989) ESIM
                                           ...JUMP ON RXM TO RXM
                    (1990) EVIM
                                   RR
196: 0200 0004 0007
                     4068
                                                      MODAL NOP (TRIGNVKEYS, VIM)
                                           , , JAMF
                    (1991)
                                   RR
197: 0200 0000 0008 0408
                                           RCM = '65 => RY
                    (1992) SVC
                                   RR
198: F200 0804 0002 0135
                                   CPU
                                           ,,NONE,,,,RMMRDY,AREAD,,GO TO AVECT+1
                    (1993)
199: 0000 0704 0004 0078
                                           SI => RA TR= NX
                                   RR
                    (1994) ISI
19A: E200 1A04 0000 0000
                                           RA AND RCM = SF => RA TR= 0 RESTJAMF
                    (1995)
                                   ALU
198: 901C 1A02 0002 010F
                    (1996) OSI
                                   НŔ
                                           ,,, JUMP ON RXM TO RXM
190: 0200 0004 0007 4068
                                                                   EAC LOADSERIALINT
                                   RR
                                            RA => , TR= NX JAMF
                    (1997)
19D: 0200 1000 0008 4000
                    (1998) CRL
                                                            TR= NX
19E: F200 1A04 0002 0100
                    (1999) CRB
                                   RR
                                            RCM = 0 => RB
19F: F200 2A00 0002 0100
                                           RA XOR RCM = $8000 => RA
                                   ALU
                    (2000) CHS
1A0: 926C 1A00 0001 0100
                                            RA AND RCM = $7FFF => RA
                                                                          JAMF
                    (2001) SSP
                                   ALU
1A1: 921C 1A00 0000 FFFF
           000642
                    8AI (5005)
                                   EQU
                                            RA => RY TR= NX , JUMP ON RS16 TO XCB
                    (2003) XCA
                                   RR
1A2: 0200 1804 U005 21A6
                                            RY => RB TR= NX ,GO TO CRA
                                   RR
                     (2004)
1A3: EA00 2A04 0004 01CE
                                            PA MINUS PCM = 1 => RA C= AOVEL JAME
                     (2005) SUA
                                   ALU
144: 9294 1470 0002 0001
                                                                    0
                                                                          RE200 SETCC
                                   CPU
                                                 ., INC 1
                                                             ΧM
145: 8205 0A07 0000 0000
                                                      JUMP ON EQ TO CASS
                    (2007)
1A6: 0200 0000 0006 41E5
                                            RCM = 0 ,C= BD01
                                                                    JAMF
                    (2008) RCB
                                   RR
1A7: F200 0030 0002 0100
                                           RB => RM TR= NX , JUMP ON RS16 TO IAB2
                                   RR
                    (2009) XCB
1A8: 0200 2204 0005 218F
                                                                    ,GO TO CRB
                                            RM => RA TR= NX
                     (2010)
                                   RR
1A9: EE00 1A04 0004 019F
                                                                          RF200 , SETCC ;
                                           AL ,,DEC 0
GO TO IRX+1
                                                                    a
                     (2011) DRX
                                   CPU
                     (2012)
1AA: 82F1 0A07 0004 01A6
                                                                          RF200 ;
                     (2013) CAZ
                                   CPU
                                            , SETCC
                                                      GO TO CAS5-2
                     (2014)
1AB: 0200 1A07 0004 01E3
                                            RA AND RCM = $7FFF
                                                                          C= RF01 JAMF
                    (2015) CSA
                                   ALU
1AC: 921C 1ASO 0000 FFFF
                                                                                    RA ;
                                                            ADD
                     (2016) A2A
                                   CPU
                                                 RCM
                                                      NX
                                            RF240
                                                      AOVEL JAME
                                                                    DATA 2
                     (2017)
1AD: 9260 1870 0002 0002 (2018) S2A
                                                 RCM NX
                                                                                    RA;
                                                            SUB
                                   CPU
                                                                    DATA 2
                                            RF240
                                                      AOVFL JAMF
```

(2019)

```
1AE: 9294 1870 0002 0002
                      (2020) CMA
                                     ALU
                                              NOT RA => RA
                                                               JAMF
 1AF: 82FC 1A00 0000 0000
                      (2021) TCA
                                     ALU
                                              NUT RA => RA
                                                                .GO TO AOA
 180: 82FC 1A04 0004 0133
                      (2022) SSM
                                     ALU
                                              RA OR RCM = $8000 => RA
 181: 924C 1A00 0001 0100
                      (2023)
                                     RR
                            SCB
                                              RCM = $8000 => RY
                                                                       C= BD01
                                                                                    JAMF
 182: F200 0830 0001 0100
                      (2024) CAR
                                     ALU
                                              RA AND RCM = $FF00
                                                                   E> RA
                                                                              JAME
 183: 921C 1A00 0003 FF00
(2025) CAL
184: 921C 1A00 0002 01FF
                                     ALU
                                              RA AND RCM = $00FF
                                                                   => RA
                                                                             JAME
                      (5059) ICL
                                     ALU
                                              RA AND RCM = SFF00 => RA
                                                                             FLIP BYTES JAMF
 185: 721C 1A00 0003 FF00
                      (2027) ICR
                                     ALU
                                              RA AND RCM # SOOFF
                                                                   => RA
                                                                             FLIP BYTES JAMF
186: 721C 1A00 0002 01FF
                      (2028) STX
                                    CPU
                                                                              ХM
                                                                                     0 3
                      (2029)
                                              RM280
                                                     MWRITE JAMF
187: 0301 0480 0000 0000
                     (2030) ACA
                                             INC RA + CBIT => RA
                                    ALU
                                                                      C= AOVFL
                                                                                    JAMF
188: 8208 1A70 0000 0000
                     (2031) ICA
                                    ALU
                                             INC RA + L => RA
                                                                       FLIP BYTES JAMF
189: 620C 1A00 0000 0000
                     (2032)
                      (2035) *
                                    LOGIC COMMON ENTRY. ALL LOGICIZE INSTRUCTIONS BEGIN HERE.
                      (2034)
                     (2035) LOGIC
                                   CPU
                                                  RM
                                                        NX
                                                               DEC
                                             280 SETCC
                                                               S TRUE 16WAYS TO $100
1BA: EEF4 1607 000C 01C2
                     (2037)
                                    CPU
                                             RFRS 5
                                                        ALL
                                                                                    RF200 ;
                     (2038)
                                             LINKS
188: 5760 1A14 0000 0000
                     (2039)
                                    CPU
                                             RFRS 1
                                                        NX
                                                               6
                                                                             RB
                                                                                    RF200 #
                     (2040)
                                             LINKS INCRSCF ;
                     (2041)
                                             JUMP ON RSCNEM1 TO *-1
18C: 4660 2A11 0004 9188
                     (2042) LRS
                                             RFRS 3
                                    CPU
                                                        ALL
                                                                             RA
                                                                                    RF200 ;
                                             LINKS
18D: 4F60 1A14 0000 0000
                     (2044)
                                    CPU
                                             RFRS 0
                                             RFRS 0 NX
LINKS INCRSCF ;
                                                                      , M
                                                                             RB
                                                                                    RF200 ;
                     (2045)
                     (2046)
                                             JUMP ON RSCNEM1 TO *-1
18E: 4260 2A11 0004 918D
                     (2047) LRR
                                    CPU
                                             RERS
                                                           NX
                                                                               RВ
                                                                       , M
                                                                                      200 $
                     (2048)
                                             LINK
1BF: 4660 2044 0000 0000
                     (2049)
                                             RFRS 1
                                    CPU
                                                        ALL
                                                                      , M
                                                                             RA
                                                                                    RF200 ;
1CO: 4760 1A14 0000 0000 (2051)
                                             LINKS
                                    CPU
                                             RFRS 1 NX
LINKS INCRSCF;
                                                                      , M
                                                              6
                                                                             RB
                                                                                    RF200 ;
                     (2052)
                                             JUMP ON RSCNEM1 TO *-2
                     (2053)
1C1: 4660 2A11 0004 91BF
                     (2054) ARL
                                    CPU
                                             RFRS
                                             RFRS 5 ALL 6
LINKS INCRSCF;
                                                                       , M
                                                                               RA
                                                                                      RF200 ;
                     (2055)
                     (2056)
                                             JUMP ON RSCNEM1 TO *
1C2: 5760 1A11 0004 91C2
                     (2057) ARS
                                             RFRS 3 ALL 6
LINKS INCRSCF;
                                    CPU
                                                                             RA
                                                                                   RF200 ;
                     (2058)
                     (2059)
                                             JUMP ON RSCNEM1 TO *
1C3: 4F60 1A11 0004 91C3
                     (2060) ARR
                                    CPU
                                                       ALL
                                                                      . M
                                                              6
                                                                             RA
                                                                                   RF200 ;
                                             LINKS INCRSCF ;
                     (2061)
(2062)
1C4: 4B60 1A11 0004 91C4
                                             JUMP ON RSCNEM1 TO *
                     (2063) LLR
                                    CPU
                                             RFLS 3
                                                        NX
                                                              7
                                                                      , M
                                                                             RA
                                                                                   200 ;
                     (2064)
165: 2E70 1044 0000 0000
                     (2005)
                                    CPU
                                             RFLS 3
                                                        ALL
                                                              7
                                                                      . M
                                                                             RB
                                                                                   RF200 :
                     (2066)
                                             RF01
1C6: 2F70 2A54 0000
                     (2067)
                                             RFLS 3 NX 7
RF01 INCRSCF ;
JUMP ON RSCNEM1 TO *-2
                                    CPU
                                                                             RA
                                                                                   RF200 ;
                                                                      , M
                     (2068)
                     (2069)
1C7: 2E70 1A51 0004 91C5
                    (2070)
                                    EJCT
```

		(2072)	LLT	ORG ALU	\$108 CON ZERO => RA JAMF ;
108: 824	C 1400	(2075) 0000 61UF			JUMP ON LT TO LT
	1-00	(2074)	LLE	ALU	CON ZERU => RA JAMF ;
109: 823	C 1A00	(2075) 0004 71CF			JUMP ON LE TO LT
		(2076) (2077)	LNE	ALU	CON ZERO => RA JAMF ; JUMP ON NE TO LT
1CA: 823	C 1400	0004 41CF (2078)	LEU	ALU	CON ZERO => RA JAMF ;
108: 823	C 1400	(2079) 0006 41CF			JUMP ON EQ TO LT
		(2080) (2081)	LGE	ALU	CON ZERO => RA JAMF ;
100: 823	C 1400	0004 61CF			JUMP ON GE TO LT
		(2082) (2083)	LUI	ALU	CON ZERO => RA JAMF ; JUMP UN GT TO LT
100: 823	C 1400	U006 71CF			
	0007	16 (2084) (2085)		EQU RR	* RCM = 0 => RA TR= NX JAMF
1CE: F20	0 1400	0002 0100 (2086)	l T	RR	RCM = 1 => RA TR= NX JAMF
1CF: F20	0 1400	0002 0001 (2087)		RR	RY => RP TR= NX JAMF
100: EA0	0 7400	0000 0000			
		(2088) (2089)	LLL	CPU	RFLS 7 ALL 7 ,M RB RF200; RF01
101: 3F7	0 2454	0000 0000		CPU	RFLS 3 NX 7 ,M RA RF200;
		(2091) (2092)			RF01 INCRSCF ; JUMP ON RSCNEM1 TO *=1
102: 2E7	0 1451	0004 91D1 (2093)	LLS	KK	RCM = 0 => ,C= BD01
103: F20	0 0034	0002 0100		CPU	RFLS 7 NX 3 ,M RB RF200;
100. 354	Λ 3 λ αα	(2095)		Cro	LINK
104. 363	0 2344	(2096)		CPU	RFLS 3 ALL 6 ,M RA RF200;
		(2097)			SOVFL INCRSCF ; JUMP ON RSCNEM1 TO *=1
105: 256	0 1461	0004 91D4 (2099)	ALL	CPU	RFLS 7 ALL 7 ,M RA RF200;
		(2101) (2101)			RF01 INCRSCF ; JUMP ON RSCNEM1 TO *
106: 3F7	0 1451	0004 91D6 (2102)	ALS	RR	RCM = 0 => ,C= BD01
107: F20	0 0034	0002 0100 (2103)		CPU	RFLS 7 ALL 7 ,M RA RF200;
		(2104) (2105)		-	SOVFL INCRSCF ; JUMP ON RSCNEM1 TO *
108: 3F7	0 1461	0004 9108 (2106)	AI D	CBU	
		(2107)	MLR	CPU	RFLS 1 ALL 8 ,M RA RF200; RF01 INCHSCF;
109: 278	0 1451	(2108) 0004 91D9			JUMP ON RSCNEM1 TO *
		(2109)		EJCT	

```
(2110) SKP
                                     CPU
                                              BB
                                                   RCM NX
                                                                RF
                                                                        O M F
                                                         SETCC
                                              RY200
                     (2111)
1DA: F200 1807 0001 6790
                     (2112)
                                     THE SKIP INSTRUCTION MUST READ THE CONTROL PANEL
                     (2113) *
                     (2114) * SENSE SWITCHES. THIS MEANS THE I/O COMMAND MUST BE (2115) * FORMED IN RY AND THE SIGNALS GENERATED. THE SKIP HARD-
                     (2116) * WARE WILL WORK CORRECTLY ONLY IF RA IS SELECTED FROM THE (2117) * REGISTER FILES, THE CONDITION CODES HAVE BEEN PRESET TO THE (2118) * CONTENTS OF RA, AND BD HAS THE SENSE SWITCHES ON IT. IF THE
                     (2119) * ABOVE IS TRUE IN ONE CYCLE, THEN FSKIP IS DEFINED TO HAVE (2120) * THE CORRECT SENSE FOR TESTING ON THE NEXT CYCLE.
                      (2121) *
                      (2122)
                                              BB RCM NX ,,RY PIO,LOADRSC DATA 1
                                                                               200 ;
                      (2123)
                                     CPII
                     (2124)
1DB: F202 100E 0002 0001
                                     CPU
                                              BB
                                                    BPD NX
                                                                 RF
                                                                               RSC 0 280
                      (2125)
1DC: FA03 0604 0000 0000
                                                          JAMF ;
                                     RR
                                               RA => .
                      (2126)
                                               JUMP ON SKIP TO CASS
                      (2127)
100: 0200 1000 0004 81E5
                                               ,,ALL,,,,RMMRDY
JUMP ON DP TO LDA3
                                                                    MREAD , ;
                                     CPU
                      (2128) LDA
                      (2129)
1DE: 0300 0784 0005 C160
                                      RR
                                               RM => RA TR= NX
                                                                         JAMF
                      (2130)
10F: EE00 1400 0000
                                                  KEYS ALL BB
                                                                                       13 ;
                                                                         L
                      (2131) CAS
                                      CPU
                                               RMRFMRDY MREAD
                      (2132)
1E0: 875C 8584 0000 0000
                                               RA MINUS RM => NULL C= AOVFL SETCC
                                      ALU
                      (2133)
1E1: 8E94 1077 0000 0000
                                               13 => NULL NOP C= RF01;
JUMP ON FCBIT TO CAS6
                                      RR
                      (2134)
1EZ: 0200 8054 0004 F1F1
                                                          JUMP ON LE TO CAS4
                      (2136)
1E3: 0200 0000 0004 71E4
                                               INC RP => RP JAMF ;
JUMP ON NE TO CASS
                      (2137) CAS4
                                      ALU
1E4: 8204 7A00 0004 41E5
                                               INC RP => RP TR= ALL NOP GO TO F1
                      (2139) CASS
                                      ALU
1E5: 8304 7A04 0004 0000
                                               ,,ALL,,,,RMMRDY MREAD
                                      CPU
                      (2140) IRS
1E6: 0300 0784 0000 0000
                                               INC RM => RM SETCC
                                      ALU
                      (2141)
1E7: 8E65 1207 0000 0000
                                               ,,ALL,,,,280 MWRITE JAMF JUMP ON EQ TO CASS
                                      CPU
                      (2142)
1F6: 0300 0680 0006 41E5
                                               ,,ALL,,,,RMMRDY
                                                                   MREAD
                      (2143) ANA
                                      CPII
 1E9: 0300 0784 0000 0000
                                      ALU
                                               RA AND RM => RA JAME
                       (2144)
 1EA: 8E1C 1400 0000 0000
                                                                                       RA ;
                                      CPU
                                                           ALI
                       (2145) STA
                                                                          JAMF ;
                                                           MWRITE
                       (2146)
                                               RM280
                                                JUMP ON DP TO STA3
                       (2147)
 1EB: 0300 1480 0005 C087
                                                ,,NX,,,RSC STROBE 200 ,,GO TO INAZ
                                      CPU
                       (2148) SKS1
 1EC: 0203 8004 0004 018A
                       (2149) ERA
                                                . ALL . . . , RMMRDY
                                      CPIL
 1ED: 0300 0784 0000 0000
                                                RA XOR RM => RA JAMF
                                      ALU
                       (2150)
 1EE: 8E6C 1A00 0000 0000
                                                ,,ALL,,,,RMMRDY MREAD ,JUMP ON DP TO ADD3
                       (2151) ADD
                                       CPU
 1EF: 0300 0784 0005 C089
                                                                                 JAMF
                                                RA ADD RM => RA C= AOVFL
                                       ALU
                       (2152)
 1F0: 8E60 1A70 0000 0000
                                                .. JAMF JUMP ON GT TO CAS4
                                       RR
                       (2153) CAS6
 1F1: 0200 0000 0006 71E4
                                                    => 11
                                                               TR= NX
                       (2154) EVMX1
                                       RR
 1F2: EE00 9A04 0000 0000
                                                13 => RM TR= NX ,EAC CLEARCAM
                       (2155)
                                       RR
 1F3: 0200 8204 0009 C000
                                                    => NULL , MODAL NOP (TRIGNVKEYS, PAM)
                       (2156)
                                       RR
 1F4: 0200 9004 0008 0420
                       (2157)
                                       CPU
                                                      NOP
                                                           NOP
                                                                  S ON TRUE BD
                                                280
                       (2158)
 1F5: 0200 9604 000C 0000
                                                ,,ALL,,,,RMMRDY,MREAD,,GO TO DFLD1
                       (2159) DFLD
                                       CPU
 1F6: 0300 0784 0004 0500
                                                RF. ALL., M, FLTH, RM280, MWRITE, , GO TO DFST1
                       (2160) DFST
                                       CPU
  1F7: 0300 4484 0004 0507
                                                ,,ALL,,,,RMMRDY,MREAD,,GO TO DFAD1
                       (2161) DFAD
                                       CPU
 1F8: 0300 0784 0004 050D
                                                 ,,ALL,,,,RMMRDY,MREAD,,GO TO DESB1
                       (2162) OFSB
                                       CPU
 1F9: 0300 0784 0004 0516
                                                ,,ALL,,,,RMMRDY, MREAD,,GO TO DFMP1
 (2163) DFMP
1FA: 0300 0784 0004 0548
                                       CPU
                                                ,,ALL,,,,RMMRDY,MREAD,,GO TO DFDV1
                       (2164) UFDV
                                       CPU
  1FB: 0300 0784 0004 0570
                                                 ,,ALL,,,,RMMRDY,MREAD,,GO TO DFCS1
                       (2165) DFCS
                                       CPU
  1FC: 0300 0784 0004 0584
                                                 ,,,JUMP ON RXM TO RXM
                       (2166) CAI
                                       RR
  1FD: 0200 0004 0007 4068
                                                 ,,,,RY ICAI,,,JAMF MODAL NOP TRIGNVKEYS
                       (2167)
                                       CPU
  1FE: 0202 8000 0008 0400
                                      EJCT
                        (2168)
```

```
P3FLT,U-CODE,MHJ,FEBRUARY 1974
FLOATING POINT PROCESSOR - PRIME COMPUTER
PRIME COMPUTER INC.,SRCO769.001
COPYRIGHT 1974,PRIME COMPUTER INC.,NATICK MASS.
                       (2169) *
                       (2170) *
                       (2171) *
                       (2172) *
                       (2173) *
                       (2174) *
                       (2175) *
            200000
                       (2177) P300
                                       XSET
                       (2178)
                                       CLOCK
                       (2179)
                                       RRCLK
                       (2180)
                                       ALUCLK
                       (2181)
                                                  $400
                       (2182)
                                        FLOATING POINT GENERICS DECODE TO THIS GENERAL
                       (2183) *
                       (2164) * AREA. FLOATING SKIPS ARE FIRST.
                       (2185) *
                       (2186) FGEN2
            002000
                                                  ,,JAMF
                                                             JUMP ON ER TO CASS
                       (2187) FSEQ
400: 0200 0600 0006 41E5
                       (2188) FSNE
                                                  ,, JAMF
                                                             JUMP ON NE TO CASS
401: 0200 0600 0004 41E5
                       (2189) FSMI
                                                            JUMP ON LT TO CASS
402: 0200 0600 0006 61E5
                                                              JUMP ON GE TO CASS
                                        RR
                                                   , , JAMF
                       (2190) FSPL
403: 0200 0600 0004 61E5
                                                              JUMP ON LE TO CASS
                                                   . . JAMF
                       (2191) FSLE
                                        RK
404: 0200 0600 0004 71E5
                                                              JUMP ON GT TO CASS
                       (2192) FSGT
                                                   , , JAMF
405: 0200 0600 0006 71E5
                                                  RCM = $37 => 11
400: F200 9A04 0002 0037
                                                   11 AND RM => 11 C= BD01 TR= ALL
                       (2194)
                                         ALU
407: 8F1C 9A34 0000
                                                               RCM = FGEN2 => RM TR= ALL
                                                   11 OR
                                         ALU
                       (2195)
408: 934C 9204 0000 0900
                        (2196)
                                         CPU
                                                   BB
                        (2197)
                                                   200
409: EE00 0004 0000 0000
                                                                               0
                                                                                              FLTH ;
                                         CPU
                        (2198)
                                                         NOP
                                                   280
                                                               SETCC ;
                                                   SON
                                                         TRUE, BD
                        (2200)
40A: EE00 4607 000C 0000
                        (2201) FAD1
                                         CPU
                                                   88
                                                               PUSHBD DATA FAD4
                                                   280
                        (5505)
408: FUOU 060C 0000 095A
                                                                     TR= ALL ,GO TO LOAD
                       (2203)
                                         ALU
40C: 8865 1304 0004
                                                                                              0 ;
                                                   вв
                        (2204) FSB1
                                         CPU
                                                               PUSHBD DATA FS84
                                                   280
                                                         NOP
                        (2205)
40D: F000 060C 0000 095F
                                                   INC RY => RY TR= ALL ,GO TO LOAD
                                         ALU
                        (2206)
40E: 8865 1304 0004 0419
                        (2207)
                                         FLOATING COMPLEMENT INSTRUCTION
                        (8055) *
                        (2209) *
                                                   (FGEN2 .OR. $10)
NOT FLTL => FLTL ,JUMP ON FCBIT TO FLEX
                        (2210)
                        (2211) FCM
                                         ALU
410: 82FC 5804 0004 F4CE
                                                   FLTL ADD RCM = 1 => FLTL C= COUT SETCC
                        (2212)
411: 9260 5A27 0002 0001
                                         ALU
                                                   NOT FLTH => FLTH TR= ALL ;
                        (2213)
                                                   JUMP ON NE TO NRML
412: 83FC 4804 0004 4448
                                                   AL RCM
RF240
                                                               NX INC 1 M
AOVFL SETCC GO TO NRML
                                         CPU
                        (2215)
                        (2216)
413: 9204 4877 0004 0448
                                                   FLTL ADD RCM = $80 => FLTL C= COUT
                        (2217) FRN
                                          ALU
414: 9260 5424 0002 0080
                                                                                               FLTH ;
                                                                       TNC
                         (2218)
                                                                AOVEL SETCE GO TO NRML
                                                   RF240
                         (2219)
 415: 9208 4877 0004 044B
(2220) FLOT1
                                                   RM => FLTL ,GO TO NRML
                                         99
                         (2221) FMP1
                                          CPU
                                                          NOP
                                                                PUSHBD DATA FMP4
                         (2222)
 417: FOUO 060C 0000 087A
                                                   INC RY => RY TR= ALL ,GO TO LOAD
                         (2223)
                                          ALU
 418: 8865 1304 0004 0419
                        (2225) *
(2226) *
(2227) * FIRST WURD FROM MEMORY, RY CONTAINS THE ADDRESS OF THE SECOND
(2227) * WORD, AND THE STACK CONTAINS THE RETURN ADDRESS. THE FIRST
(2229) * WORD IS PUT INTO 13 AS IS. THE SECOND WORD IS BROKEN INTO
(2231) * THE PEST OF THE FRACTION AND THE EXPONENT AND PLACED INTO
(2231) * RY AND 11 FOR THE EXPONENT, AND 12 AND RM FOR THE LOW
(2232) * ORDER PART OF THE FRACTION.
                         (2233)
                                                                                               13 ;
                                                    BB RM ALL
RMRFMRDY MREAD
                                                                       0
                                                                                0
                                                                                       М
                         (2235) LOAD
                                          CPU
 419: EF00 B584 0000 6000
                                                    RCM = $FF00 => 12
                         (223/)
 41A: F200 AA04 0003 FF00
                                          кŔ
                                                    RCM = $00FF => 11
                         (2238)
 418: F200 9A04 0002 01FF
                                                    11 AND RM => (11,RY)
                         (2239)
                                          ALU
 41C: 8E1C 9004 0000 0000
                                                    12 AND RM => 12 CLEARFUII
                         (2240)
                                          A1 11
```

```
(2241)
                                        ĸК
                                                  12 => RM TR= ALL ,S UN TRUE, POP
41E: 0300 A404 000C 0004
                        (22421
                                        ORG
                                                  (FGEN2 .OR. $20)
                        (2243) FLOT
                                        RR
                                                  RCM = 128+30 => VSC C= BD01
420: F200 6A34 0002 009E
                       (2244)
                                        CPU
                                                  RFLS 7
                                                                     7
                                                                             0
                                                                                            RB RM200
421: 3E70 2204 0000 0000
                       (2245)
                                        RR
                                                  RA => RY
422: 0200 1804 0000 0000
                       (2246)
                                        RR
                                                  RY => FLTH , GO TO FLOT1
423: EA00 4804 U004 0416
                                                  VSC MINUS RCM = 127 => NULL SETCC C= AOVFL
                       (2247) INT
                                        ALU
424: 9294 6017 0002 007F
                       (2248)
                                                  RERS 5
                                        CPU
                       (2249)
                                                  RY240
                                                              NOP
                                                                     NOP ;
                        (2250)
                                                  JUMP ON LE TO CRL
425: 5660 5304 0004 719E
                                                  VSC MINUS RCM = 128+30 => RM SETCC TR= ALL
                                        ALU
426: 9394 6207 0002 009E
                                        CPU
                        (2252)
                        (2253)
                                                  KM200
                                                              NOP
                                                                     LOADRSC JUMP ON FCBIT TO CRL
427: 0E00 420E 0004 F19E
                       (2254) INT1
                                        RR
                                                  RM => RA , JUMP ON GT TO FLEX9
428: EE00 1804 0006 7408
                                        CPU
                        (2255)
                                                  AL RY
RF240
                                                                     88
                                                  RF240 BD01 SETCC ;
JUMP ON LT TO INT2
                                                                                            RB :
                       (225/)
429: 885C 2837 0006 648F
                       (2256)
                                        RR
                                                  ...GO TO F1
42A: 0200 0604 0004 0000
                       (2259) FDV1
                                                        RCM
                                        CPU
                                                  280 NOP PUSHBO DATA FOVA
                       (5560)
428: F000 060C 0000 098D
                       (2261)
                                                  INC RY => RY ,GO TO LOAD TR= ALL
                                        ALU
42C: 8865 1304 0004 0419
                                                  RFRS 1
                       (2262) NRM7
                                        CPU
                                                                              0
                                                                                            FLTL ;
                                                  KF200
                                                              NOP
                                                                     NOP
                       (2263)
42D: 4660 5A04 0000 0000
                       (2264)
                                        ALU
                                                  11 7 RSC + L => RY
42E: 867C 9304 0000 0000
                                                  VSC MINUS RY => VSC C= AOVFL ,GO TO FLEX8
                       (2265)
                                        ALU
42F: 8A94 6B74 0004 04CD
                       (5599)
                                        OKG
                                                  (FGEN2 .OR. $30)
                       (2267) FRAC
                                        ALU
                                                  VSC MINUS RCM = 128-31 => NULL SETCC C= AOVEL
430: 9294 6077 0002 0061
                       (2268)
                                        CPII
                                                  RERS 5
                                                              NX 6 0 N
,, JUMP ON LE TO CRL
                                                                                            FLTL ;
                       (2269)
                                                  RY240
431: 5660 5304 0004 719E
                       (2270)
                                        ALU
                                                  VSC MINUS RCM = 128 => RM SETCC TR= ALL
432: 9394 6207 0002 0060
                                        CPU
                                                              NX
                                                                     SUB
                                                                                            DISABLE :
                                                  RM280 NI
GO TU FRAC1
                       (2272)
                                                              NOP
                                                                     LUADRSC ;
                        (2273)
433: 8E95 140E 0004 0452
                       (2274) *
                        (2275) * DOUBLE PRECISION FLOATING POINT COMPLEMENT
                       (2276) +
                       (2277) DFCM
                                        ALU
                                                  NOT FLTL => FLTL , JUMP ON FCBIT TO DFLEX
434: 82FC 5804 0004 F5C8
                       (2278)
                                        ALU
                                                  NOT RB => RH
435: 82FC 2A04 0000 0000
                       (2279)
                                        ALU
                                                  INC RB => RB C= COUT SETCC
436: 8204 2A27 0000 0000
(2280)
437: 82FC 4804 0004 453A
                                                  NOT FLTH => FLTH , JUMP ON NE TO DNRML
                                        ALU
                                        ALU
                                                 INC FLTL + C => FLTL C= COUT
438: 8208 5A24 0000 0000
                       (2282)
                                        ALU
                                                  INC FLTH + C => FLTH C= AOVFL ;
                       (2283)
                                                  SETCC GO TO DNRML
439: 8208 4877 0004 053A
                       (2285) *
                       (2286) *
                                        ADJUST SUBROUTINE. THIS SUBROUTINE TAKES THE TWO NUMBERS
                       ADJUST SUBMOUTINE. THIS SUBMOUTINE TAKES THE TWO NUMBERS (2267) * FOUND IN THE FLOATING ACCUMULATOR AND THE RESULTS OF THE LOAD (2268) * SUBMOUTINE AND MAKES THE EXPONENTS THE SAME SO THEY CAN BE ADDED (2269) * OF SUBTRACTED. THE TWO NUMBERS ARE LEFT IN THE FLOATING (2269) * ACCUMULATOR AND IN 12,13, AND RM FOR THE LOW ORDER HALF. (2261) * THE VSC CONTAINS THE FINAL ADJUSTED EXPONENT.
                       (2292) * (2293) *
                       (2294) ADJUST ALU
                                                 VSC SUB RY => RY , JUMP ON FCBIT TO ADJ9
43A: 8A94 6304 0004 F445
                       (2295)
                                                 RY => NULL LOADRSC S ON EQ. POP
438: EA00 060E 000E 4004
                       (2296)
                                                 RCM = 32 => YSAVE
43C: F200 CA04 0002 0020
                       (2297)
                                        LPU
                                                 AL
                                                      RY NX
                                                                    SUB
                                                                            1
                                                                                    XΜ
                                                                                            DISABLE ;
                                                             NOP
                       (2298)
                                                 RY240
                                                                    NOP :
                                                 JUMP ON LE TO ADJE
                       (2299)
430: 8A95 1304 0004 7444
                       (2300) * (2301) * ABOVE BRANCH IS TAKEN IF THE ACCUMULATOR MUST BE RIGHT SHIFTED.
                       (2302)
                       (2303) * NUM TEST THE SHIFT COUNTER AGAINST 31 TO SEE IF (2504) * THE TWO NUMBERS ARE WITHIN RANGE, AND IF SO LOAD RSC AND (2305) * UNNORMALIZE THE NEW ARGUMENT.
                       (2306) *
                       (2307)
                       (2308)
                                       ALU
                                                 YSAVE ADD RY => NULL SETCC ;
```

41D: 8E1C AAOF 0000 0000

```
(2309)
                                                       C= AOVEL
43E: 8460 C077 0000 0000
                          (2310)
                                            HH
                                                       RY => NULL LOADRSC
43F: EA00 000E 0000 0000
                                                       RFRS 3
                          (2311)
                                            CPU
                                                                   ALL 6
LINK NOP;
                                                                                    0
                                                                                                     13 ;
                          (2312)
                                                       RF240
                          (2313)
                                                       JUMP ON LE TO NRML
440: 4F60 8844 0004 7448
                          (2314)
                                                      RERS 1
                                            CPU
                                                                                                     12 ;
                                                       RF240 NOP INCRSC;
JUMP ON RSCNEM1 TO *=1
                          (2316)
441: 4660 AB05 0004
                          (2317)
                                                       12 => RM ,S ON TRUE, POP
442: 0200 A404 000C 0004
                          (2318) *
                          (2319) * NEW ARGUMENT IS GREATER OR EQUAL TO ACC.
                          (2320) *
                          (2321) *
                                                      ZERO MINUS RY => RY ,GO TO MOVE
                          (5355) ADJ9
443: 8495 1304 0004 0449
                         (2323) ADJ8
                                            ALU
                                                      INC 13 + 0 => NULL SETCC
444: 8200 B007 0000 0000
                         (2324)
                                            ALU
                                                      YSAVE SUB RY => NULL SETCC ;
                          (2325)
                                                      S UN EU POP
445: 8A94 C607 000E 4004
                          (2326)
                                            CPU
                                                                                                     FLTH ;
                                                      RFRS 3 ALL 6
RF240 LINK NOP;
JUMP ON LE TO MOVE
                          (2327)
446: 4F60 4844 0004 7449
                          (2329)
                                            CPU
                                                      RFRS 1
                                                                   NX 6 0
NOP INCRSC;
                                                                                                    FLTL ;
                          (2330)
                                                      RF240
                                                      JUMP ON RSCNEM1 TO *-1
                          (2331)
447: 4660 5805 0004 9446
                         (2332)
                                            ALII
                                                      VSC ADD RY => VSC ,S ON TRUE, POP
448: 8A60 6604 000C 0004
                                                      BB RCM NX
                          (2333) MOVE
                                                                           ZERO
                                                                                                    FLTL ;
                                                      RF200
                                                                   ,,DATA 0
                          (2334)
449: F23C 5A04 0002 0100
                         (2335)
(2336)
                                            CPU
                                                            0
                                                                   NY
                                                                           ZERO
                                                                                                    FLTH ;
                                                                   ,,GO TO MOVE-1
                                                      RF240
44A: 823C 4804 0004 0448
                         (2337) *
                          (2338)
                         (2338) *
(2339) *
                         (2336) *

NORMALIZE SUBROUTINE. THIS ROUTINE TAKES THE FLOATING (2334) * ACCUMULATOR AND NORMALIZES THE RESULTS, ADJUSTING THE (2341) * VSC AS NEEDED. THE ROUTINE EXPECTS THE CARRY BIT TO (2342) * BE SET IT THE ACCUMULATOR IS ALREADY OVER SHIFTED. THAT (2343) * IS, THE VALUE MUST BE RIGHT SHIFTED ONE PLACE. (2344) * IF THE CBIT CAN BE SET, THEN THE CONDITION CODE MUST ALSO (2345) * BE SET TO REFLECT THE VALUE OF THE FACCUM.
                         (2346) * IF OVERFLOW OCCURRED, THE CONDITION CODE WILL IN FACT SHOW (2347) * THE REVERSE OF THE CORRECT SIGN. NRML DEPENDS ON THIS. (2348) * THE ROUTINE THEN EXITS TO THE FETCH CYCLE.
                         (2349) *
                         (2350)
                         (2351) NRML
                                           CPU
                                                      RFLS 3 ALL 7 0 M FLTH;
RY240 SOVFL ,JUMP ON FCBIT TO NRM10
                         (2352)
448: 2F70 4364 0004 F452
                         (2353)
                                                      CON 0 => RY C= BD01 ,JUMP ON FCBIT TO F1
                                            ALU
44C: 823C 0334 0004 F000
                         (2354)
                                            RR
                                                      RCM = -32 => 11 LOADRSC
440: F200 9A0E 0003 FEED
                         (2355) NRM18
                                                                                                    FLTL ;
                         (2356)
                                                      RF240
                                                                   LINK JUMP ON FCBIT TO NRM7
44E: 3F70 5844 0004 F42D
                         (2357)
                                            CPU
                                                      RFLS 3
                                                                                                    FLTH :
                                                      RFLS 3 NX 7 0
RF240 NOP INCRSC ;
JUMP ON RSCNEM1 TO NRM17
                         (2358)
                         (2359)
44F: 2E70 4805 0004 9451
                         (2360)
                                            RR
                                                      RCM = 0 => VSC C= BD01 JAMF
450: F200 6430 0002 0100
                                                                  ALL 7 0
SOVFL ,GO TO NRM18
                         (2361) NRM17
                                                      RELS 3
                                           CPU
                                                                                                    FLTH ;
                                                      KY240
451: 2F70 4364 0004 044F
(2363) NRM10
452: 9260 6A74 0002 0001
                                          ALU
                                                      VSC PLUS RCM = 1 => VSC C= AOVFL
                                                      RFRS 5 ALL 6
RF240 LINK NOP;
JUMP ON LT TO *+2
                         (2364)
                                           CPU
                                                                                                    FLTH ;
                         (2365)
                         (2366)
453: 5760 4844 0006 6455
                         (2367)
                                           ALU
                                                      FLTH OR RCM = $8000 => FLTH
454: 924C 4A04 0001
                          6160
                                                      RFRS 1 ALL 6
RF240 NOP JAMF;
JUMP ON FCBIT TO FLEX
                         (2368)
                                           CPI
                                                                                                    FLTL ;
                         (2369)
                         (2370)
455: 4760 5800 0004 F4CE
                         (2372) *
                         (2573) *
                                           EXECUTION OF THE FLOATING POINT MEMORY REFERENCE
                         (2374) * INSTRUCTIONS.
                         (2375) *
                         (2376) *
                         (2377) FLD1
                                           ALU
                                                     INC RY => RY
456: 8A65 1304 0000 0000
                                                     BB RCM ALL 0 0
RMRFMRDY MREAD ,DATA $FF00
                         (2378)
                                           CPU
                                                                                                   FLTL :
                         (2379)
457: F300 5584 0003 FF00
                        (2380)
                                           ALU
                                                     FLTL AND RM => FLTL
458: 8E1C 5A04 0000 0000
                        (2501)
                                           ALU
                                                     VSC AND RM => VSC JAME
```

```
459: 8E1C 6A00 0000 0000
                                                  RCM 0 0 0
NOP PUSHBD DATA FAD6
                                                                                      0 :
                     (2382) FAD4
                                    CPU
                                              вв
                     (2383)
                                              280
45A: F000 060C 0000 095C
                                          VSC MINUS RY => NULL SETCC C= AOVFL GO TO ADJUST
                     (2384)
                                   ALU
458: 8A94 6677 0004 043A
                                          FLTL ADD RM => FLTL C= COUT
                     (2385) FAD6 ALU
45C: 8E60 5A24 0000 0000
                                          13 => RM
                     (2386)
                                   RR
450: 0200 B204 0000 0000
                                         FLTH ADD RM + C => FLTH C= AOVFL SETCC ;
                     (2387)
                                   ALU
                                          GO TO NRML
                      (2388)
45E: 8E68 4B77 0004 044B
                     (2389) FS84 CPU
                                              280
                                                   NOP
                                                        PUSHBD DATA FSB6
                      (2390)
45F: F000 060C 0000 0861
                                          VSC MINUS RY => NULL SETCC C= AOVFL GO TO ADJUST
                     (2391)
                                   ALU
460: 8A94 6677 0004 043A
                                          FLTL SUB RM => FLTL C= COUT
                      (2392) FSB6 ALU
461: 8E94 5A24 0000 0000
                                     RR
                                              13 => RM
462: 0200 B204 0000 0000
                                          FLTH SUB RM + C => FLTH C= AOVFL SETCC ;
                      (2394)
                      (2395)
                                          GO TO NRML
463: 8E98 4B77 0004 0448
                                         VSC AND RCM = $FF00 => NULL SETCC C= MWRITE TR= ALL
                      (2396) FST1 ALU
464: 931C 60B7 0003 FF00
                                     ALU INC RY => RY
                      (2397)
465: 8A65 1304 0000 0000
                                               VSC AND RCM = $00FF => RM C= BD01
                      (2398)
                                     ALU
466: 921C 6234 0002 01FF
                                     RR
                                               RM => 11
                      (2399)
467: EE00 9A04 0000 0000
                                              FLTL AND RCM = SFF00 => RM
                      (2400)
                                      ALU
468: 921C 5204 0003 FF00
                                               11 OR RM => RM C= MWRITE TR= ALL ;
                      (2401)
                                                JUMP ON NE TO FLEX1
                      (2402)
469: 8F4C 9480 0004 44CF
                                                                                      vsc ;
                      (2403) FDV13 CPU
                                                                 DEC
                                                          AOVEL , GO TO FCM
                      (2404)
                                               RF240
46A: BEFG 6874 0004 0410
                      (2405) *
                      (2406) *
(2407) *
                      (2407) * FLOATING COMPARE. THIS INSTRUCTION MUST COMPARE: FIRST, (2408) * SIGN, THEN EXPONENT, FINALLY UPPER THEN LOWER MAGNITUDE. (2409) FCS1 ALU INC RY => RY , JUMP ON LT TO FCS2
465: 8A65 1304 0006 6477
                      (2410) * SIGNS ARE EQUAL
                                               BB RM ALL BB
RMRFMRDY MREAD SETCC
                                                                                       13 ;
                                      CPU
                      (2411)
46C: EF5C 6587 0000 0000
                                               11 AND RM => RY ,JUMP ON LT TO FCS3
                      (2413)
                                      ALU
46D: 8E1C 9304 0006 64C8
                              * EXPONENT TEST IS BACKWARDS FOR NEG #'S.
                      (2414)
                      (2415)
                             * TEST FUR ZERO IN EITHER ARGUMENT.

ALU INC FLTH + 0 => NULL SETCC JUMP ON EQ TO FCS7
                      (2416)
46E: 8200 4607 0006 447
                                               VSC MINUS RY => NULL SETCC C= AOVFL ;
                      (2417)
                                      ALU
                                               TR= ALL JUMP ON EQ TO FCS2+1
                      (2418)
46F: 8894 6677 U006
                      (2419) FCS4
                                               11 7 RM => 11 ,JUMP ON FCBIT TO FCS2+1
                                      ALU
470: 8E7C 9804 0004 F478
                                               RX => RX , JUMP ON GT TO F1
(2420)
471: 0200 0804 0006 7000
                                      RR
                                               13 => RM NOP JUMP ON NE TO FCS2+1
                      (2421) FCS5
                                      υĐ
472: 0200 8404 0004 4478
                      (2422) * EXPONENTS EQUAL
                                               FLTH MINUS RM => NULL SETCC
                      (2423)
                                      ALU
473: 8E94 4007 0000 0000
                                               11 => RM NOP TR= ALL JUMP ON GT TO F1
                      (2424)
                                      RR
474: 0300 9404 0006 7000
                                      ALU
                                               FLTL MINUS RM => NULL C= COUT SETCC ;
JUMP ON LT TO FCS2+1
                      (2425)
                      (2426)
 475: 8E94 5627 0006 6478
                      (2427) * HIGH ORDER MAGNITUDES ARE EQUAL
                                               ... JUMP ON EQ TO CASS
                      (5458)
 476: 0200 0604 0006 41E5
                                               Rx => RX , JUMP ON FCBIT TO F1
                      (2429) FCS2
                                      KR
 477: 0200 0804 0004 F000
                                               RP PLUS RCM = 2 => RP JAME
                      (2430)
                                      ALU
 478: 9260 7A00 0002 0002
                                               RX => RX JAMF JUMP ON EQ TO CAS5
                       (2431) FCS7
                                      RR
 479: 0200 0800 0006 41E5
                      (2432)
                       (2433) *
                      (2434) * FLOATING POINT MULTIPLY. THE ALGORITHM USED IS BASICALLY THAT (2435) * OF SMIFT AND ADD. ONLY 24 ITTERATIONS ARE REQUIRED FOR FULL (2436) * ACCUMACY. IN ADDITION, THE FIRST 7 ITTERATIONS ARE SINGLE
                       (2437) * PRECISION ONLY. THE REMAINING 16 ARE FULL DOUBLE
                       (243H) * PRECISION.
                       (2439)
                       (2440)
                       (2441) FMP4
                                               11 MINUS RCM = 128 => RY
                                      ALU
 47A: 9294 9304 0002 0060
                                               VSC PLUS RY => VSC C= AOVFL
                                      ALU
                      (2442)
 478: 8A60 6A74 0000 0000
                                               FLTH => RM
                      (2443)
                                      RR
 47C: 0200 4204 0000 0000
                                               FLTL => RY , JUMP ON FCBIT TO FLEX
                                      RR
 470: 0200 5304 0004 F4CE
```

```
RCM ALL
                                                                    ZERO
                                                                                          FLTH ;
                      (2445)
                                       CPU
                                                                LOADRSC DATA
(2446)
47E: 933C 4AUL 0003 FFF9
                                                RF200 NOP
                      (2447)
                                                            NONE RF
                                                                            0
                                                                                          12 :
                                       CPU
                       (2448)
                                                RF200
47F: 6000 AA04 0000 0000
                                                                                          12 :
                       (2449)
                                       CPU
                                                RFRS 0
                                                            NONE 6
                                                RF200 LINK
                      (2450)
480: 4060 AA44 0000 0000
                                                                  (SORT OF)
                      (2451)
                                  STD MPY FOR FIRST 7 BITS.
                                                                                          FLTH ;
                                                 ALKS RM
                                                                    ADD
                                       CPU
                       (2452)
                                                            NOP
                                                                   ,EAC MPYLOGIC
                                                 RF240
                      (2453)
481: CE60 4804 0008 C000
                                                 RFRS 0
                                                                                           12 ;
                                       CPU
                      (2454)
                                                RF240 LINKS INCRS(
JUMP ON RSCNEM1 TO *=1
                                                                     INCRSC ;
                       (2456)
482: 4360 AH15 0004 9481
                       (2457) * CBIT = RF16 = LAST BIT FROM 12 (NEW LOW)
                                                AL RCM ALL ZERO L

FF2UO NOP LOADRSC ;

DATA -16
                                                                                           FLTL ;
                                       CPU
                       (2458)
                       (2459)
                       (2460)
483: 933C 5AOE 0003 FFF0
                       (2461) * SET UP FUR FULL DOUBLE PRECISION MULTIPY FOR THE (2462) * REMAINING PORTION OF THE LOOP. (16 TIMES + SUB)
                                                 ... JUMP ON FCBIT TO FMP5
                       (2404)
484: 0200 0604 0004 F487
                       (2465) * SHIFT ONLY
                                                                                           M FLTH 3
                                       CPU
                       (2466)
                                                                            GO TO FMP7
                                                 RF240
                                                             LINK NOP
                       (2467)
485: 4F60 4844 0004 0489
                                                 RFRS 5
                                                             ALL
                                                                                           13 ;
                       (2468) FMP6
                                                             NOP
                                                                    NOP ;
                       (2469)
                                                 RF280
                                                 JUMP ON NOTRF16 TO *=1
                       (2470)
486: 5760 BC04 0007 7485
                                                 FLTL PLUS RY => FLTL C= COUT
                       (2471) FMP5
                                       ALU
487: 8A60 5A24 0000 0000
                                                 ALRS RM
                                                             ALL
                                                                                           FLTH ;
                       (2472)
                                       CPU
                                                             LINK NOP
                                                 RF240
                       (2473)
488: CF68 4844 0000
                        0000
                                                                                           FLTL ;
                                                 RFRS 1
                       (2474) FMP7
                                       CPU
                                                             ALL
                                                                    INCRSC ;
                        (2475)
                                                 RF240
                                                             NOP
                                                 JUMP ON RSCNEM1 TO FMP6
                        (2476)
489: 4760 5805 0004 9486
                                                 MOVE -- ZERO CBIT
                       (2477)
                               *TEST FOR LAST
                                                       Ü
                                                                                           13 ;
                        (2478)
                                       CPU
                                                             BD01 NOP ;
                                                 RF280
                       (2479)
                                                 JUMP ON NOTRF16 TO NRML
                        (2480)
48A: 0200 BC34 0007
                        7448
                       (2481)
                               * FINAL SUBTRACT
                                                 FLTL MINUS RY => FLTL
                                                                               C= COUT
                       (2482)
                                       ALU
488: 8A94 5A24 0000 0000
                                                 FLTH MINUS RM + C => FLTH C= AOVFL ;
                       (2483)
                                       ALU
                                                 SETCC GO TO NRML
                        (2484)
48C: 8E98 4B77 0004 044H
                       (2485)
                        (2486)
                                       DIVIDE INSTRUCTION. ROUTINE EXECUTES A NON-PREFORMING
                        (2487)
                                 DIVIDE INSTRUCTION. ROUTINE EXECUTES A NON-PREFORM STYLE DIVIDE. BEFORE STARTING THE LOOP, THE NUMBERS ARE BOTH MADE PUSITIVE. THERE ARE 31 ITTERATIONS OF THE DIVIDE LOOP BUT UNLY 17 OF THEM ARE IN FACT FULL DOUBLE PRECISION, THE REST BEING SINGLE PRECISION.
                       (2486)
                        (2489)
                        (2490)
                        (2491)
                        (2492)
                        (2493)
                        (2494)
                                                 INC 13 + 0 => RM SETCE
                        (2495) FDV4
                                        ALU
480: 8200 8207 0000
                                                 FLTH XUR RM => NULL SETCC ;
                       (2496)
                                        ALU
                                                  JUMP ON EQ TO FLEX2
                        (2497)
 48E: 8E6C 4607 v006 4401
                               * DIVISION BY ZERO OVERFLOW EXIT.
                        (2498)
                               * NOW MOVE EXPONENT TO RY

RR RCM = -17 => NULL LOADRSC
                        (2499)
                        (2500)
 48F: F200 000E 0003 FELF
                        (2501) * DO EXPONENT CALCULATION
                                                  11 MINUS RCM = 129 => RY
                                        ALU
                        (2502)
 490: 9294 9304 0002 0161
                                        ALU
                                                  VSC MINUS RY => VSC C= AOVFL ;
                        (2505)
                                                 , JUMP ON GE TO *+2
 491: 8494 6874 0004 6493
                        (2505) * SET FUII AS A 'COMPLEMENT RESULTS' FLAG
                                                  ... EAC SETFUII
                        (2506)
                                        88
 492: 0200 0004 000A 8000
                                * SKIP UN LIKE SIGNS, SET UP FOR RM CUMP TEST.

ALU INC RM + 0 => NULL SETCC ;

JUMP UN FCBIT TO FLEX
                        (2507)
                        (2508)
                        (2509)
 493: 8E61 1607 0004 F4CE
                                                  12 => RY , JUMP ON GE TO FDV5
                        (2510)
 494: 0200 A304 0004 6498
                                * MUST TWO
                                             S CUMPLEMENT RM [RY .
                        (2511)
                                                  ZERO MINUS RY => NULL C= COUT
                                        ALU
 495: 8A95 1024 0000 0000
                                                  ZERU MINUS RM + C => RM SETCC
                        (2513)
 496: 8E44 1207 0000 0000
                                        ALU
                                                  ZERO MINUS RY => RY , JUMP UN LT TO FDV13
                        (2514)
 497: 8A95 1304 0006 646A
                        (2515) * ABOVE EXIT IS FOR -(1/2)**N---COMPLEMENT THE ACCUMULATOR
                        (2516) * AND EXIT
(2517) * TEST ACC FOR NEG
                                                  INC FLTH + 0 => NULL SETCC
                        (2518) FDV5
```

ALU

```
498: 8200 4007 0000 0000
                     (2519)
                                     ALU
                                              CON 0 => 12 , JUMP ON GE TO FDV6
499: 823C ABO4 0004 64AA
                               COMPLEMENT ACC
                     (2521)
                                     ALU
                                              NOT FLTL => FLTL
49A: 82FC 5A04 0000 0000
                     (2522)
                                              INC FLTL => FLTL SETCC
     8204 5A07 0000 0000
                                     ALU
                                              NOT FLTH => FLTH , JUMP ON NE TO FDV6
49C: 82FC 4804 0004 44AA
                     (2524)
                                     ALU
                                              INC FITH => FITH SETCO
49D: 8204 4A07 0000 0000
                     (2525)
                                     D.R
                                              RX => RX , JUMP ON GE TO FDV6
49E: 0200 0804 0004 64AA
                     (2526)
                                              VSC PLUS RCM = 1 => VSC C= AOVFL
                                     ALU
49F: 9260 6A74 0002 0001
                     (2527)
                                     CPU
                                              RFRS 5
                                                                                     FLTH ;
                     (2528)
                                              RF240
                                                         , JUMP ON FCBIT TO FLEX
4A0: 5760 4804 0004 F4CE
                     (2529)
                                              PX => RX , GO TO FDV6
4A1: 0200 UBU4 0004 04AA
                     (2530) * FINNALLY DOUBLE PRECISION DIVIDE LOOP CAN BE EXECUTED.
                     (2531) *
                     (2532) * TEST FOR SUB OR SHIFT AND SHIFT IN
                     (2533) * A QUOTIENT BIT FROM THE LAST ITTERATION.
                     (2534)
                     (2535) FDV10 CPU
                                              RFLS 3
                                                                                     13 :
                     (2536)
                                              RF240
                                                         NOP
                                                                INCRSC ;
                                              JUMP ON LT TO FDV7
                     (2537)
4A2: 2E30 BB05 0006 64A5
                            * IF SHIFT, GO TO SHIFT. THEN, TEST LOW ORDER HALF.

* ABORT LOW TEST IF HIGH TEST WAS CONCLUSIVE.

ALU FLTL MINUS RY => NULL ,;

C= COUT JUMP ON GT TO FDV8
                     (2538)
                     (2540)
                     (2541)
4A3: 8A94 5624 0006 74A7
                     (2542) * LUW TEST REQUIRED - SHIFT ON LT
(2543) RR ,,,JUMP ON FCBIT TO FDV8
4A4: U200 0604 0004 F4A7
                     (2544) * SHIFT STEP PROCESSING == NO SUBTRACT
                     (2545)
                     (2546) FDV7
                                    CPU
                                              RFLS 7
                                                                                     FLTL ;
                     (2547)
                                              RF200
                                                         LINK
                                                               NOP
4A5: 3E70 5A44 0000 0000
                                    CPU
                                              RFLS 3
                                                                                     FLTH :
                     (2549)
                                              RF240
                                                         LINK NOP GO TO FDV6
4A6: 2F70 4844 0004
                      04AA
                     (2550) * PERFORM SUBTRACT AND SHIFT
                     (2551) FDVA
                                    ALU
                                             FLTL MINUS RY => FLTL
                                                                      C= COUT
4A7: 8A94 5A24 0000
                     (2552)
                                    CPU
                                              RELS 7
                                                                                     FLTL ;
                     (2553)
                                             RF200
                                                         LINK
                                                               NOP
488: 3670 5844 0000 0000
                     (2554)
                                     CPU
                                              ALLS RM
                                                                        c
                                                                SUB
                                                                                     FLTH ;
                     (2555)
                                             RF240
                                                         LINK
4A9: AF98 4B44 0000
                      0000
                     (2556) FDV6
                                    ALU
                                             FLTH MINUS RM => NULL SETCC ;
JUMP ON RSCNEM1 TO FDV10
                     (2557)
4AA: 8E94 4607 0004 94A2
                     (2558)
                                    CPU
                                              RELS 3
                                                         NY
                                                                3
                                                                       ٥
                                                                                     FLTL :
                     (2559)
                                              RF200
4AB: 2E30 5A04 0000 0000
                     (2560)
                            *DOUBLE PRECISION HALF FINISHED. NOW DO SINGLE PRECISIONPART.
                     (2561) FDV11
                                    RR
                                              RCM = -15
                                                         => NULL LOADRSC
4AC: F200 000E 0003 FEF1
                     (2502)
                                    CPU
                                                                                     13 ;
                                                                SETCC DATA $7FFF
                                             RY240
                     (2563)
                                                         NOP
4AD: 921C 8307 0000
                     (2564)
                                    CPU
                                              ALI S DM
                                                                SUB
                                                                                     FLTH ;
                                                                ,EAC DIVLOGIC
                     (2565)
                                              RF280
                                                         LINK
4AE: AF94 4C44 0009 0000
                     (2566)
                                    CPU
                                              RELS 3
                                                         ALI
                                                                                     FLTL ;
                     (2567)
                                              RF240
                                                               INCRSC ;
                                                         LINK
                     (2568)
                                              JUMP ON RSCNEM1 TO *=1
4AF: 2F70 5845 0004 94AE
                     (2569)
                            *RESULTS OF DIVIDE NOW IN RY AND FLTL
                                             KY => FLTH C= BD01 , JUMP ON FUII TO FCM
                     (2570)
                                    RR
480: EA00 4834 0005
                     (2571)
                                    CPU
                                              RELS 3
                                                         ALL 7 0 M
SOVFL ,GO TO NRML+1
                                                                                     FLTH ;
                     (2572)
                                              RY240
461: 2F70 4364 0004 044C
                     (2573)
                             * PATCH SPACE
                     (25/4)
                            FRACI
                                              RY => RB TR= ALL C= BD01
482: EB00 2A34 0000 0000
                     (2575)
                                             FLIH => RY , JUMP ON LE TO FRAC3
483: 0200 4304 0004 748C
                     (2576)
                                    RR
                                             RY => RA
484: EA00 1A04 0000 0000
                                             VSC MINUS RCM = 128+31 => NULL ;
SETCC TR= ALL
                     (2577)
                                     ALU
                     (2578)
485: 9394 6007 0002 019F
                     (2579)
                                    RR
                                             RM => NULL LOADRSC JUMP ON GT TO CRL
486: EE00 060E 0006 719E
                     (2580)
                                    CPU
                                             RELS 7
                                                         ALL
                                                                       0
                                                                                     RR :
                     (2581)
                                             RF200
                                                         LINK
487: 3630 2A44 0000 0000
                     (2542)
                                    CPU
                                             RFLS 3
                                                         ΝX
                                                                                    RA :
                     (2503)
                                             RF240
                                                         NOP
                                                               INCRSC ;
                                             JUMP ON RSCNEM1 TO *=1
                     (2584)
488: 2£30 1805 0004
                     (2585) FRAC2 ALU
                                             HA XUR RCM = $8000 => NULL SETCC
```

```
489: 926C 1007 0001 0100
                                                INC RB + 0 => NULL SETCC ;
JUMP ON NE TO F1
                      (2586)
                                      ALU
48A: 8200 2607 0004 4000
                      (2588)
                                       RR
                                                RX => RX JAMF JUMP ON EQ TO CRA
488: 0200 0800 0006 41CE
                      (2589) FRAC3
                                      CPU
                                                BB RY
                                                           ALL
                                                                  ZERO
                                                                                        RA 3
                      (2590)
                                                RF240
                                                           NOP
                                                                  SETCC ;
                      (2591)
                                                JUMP ON EQ TO FRACE
48C: E83C 1807 0006 4489
                      (2592)
                                                RFRS 3
                                      CPU
                                                                                 М
                                                                                        RA 3
                      (2593)
                                                RF200
                                                           LINK
480: 4F60 1A44 0000 0000
                                                RERS 0
                      (2594)
                                      CPU
                                                           NX
                                                                                        RB ;
                      (2595)
                                                           NOP
                                                RF240
                                                                  INCRSCF ;
                      (2596)
                                                JUMP ON RSCNEM1 TO *-1
48E: 4260 2801 0004 9460
                      (2597) INT2
                                      CPU
                                                RFRS 3
                      (2598)
                                                           LINK , JUMP ON FCBIT TO INT6
                                                RF240
48F: 4F60 1844 0004 F4C7
                      (2599)
                                               RFRS 0 NX 6 0
RF240 LINKS INCRSC;
JUMP ON RSCNEM1 TO *-1
                                                RFRS 0
                                      CPII
                                                                                        RB ;
                      (2600)
                      (2601)
4C0: 4260 2815 0004 948F
                                                CON ZERO => NULL C= BD01 , JUMP ON FCBIT TO INT4
                      (5905)
                                      ALU
4C1: 823C 0634 0004 F4C6
                      (2603) INTS
                                                .. JAMF JUMP ON LT TO *+1
4C2: 0200 0600 0006 64C3 (2604)
                                                RB PLUS RCM = 1 => RB C= ADVEL
                                      ALU
4C3: 9260 2A74 0002 0001
                      (2605)
                                      ALU
                                               INC RA + C => RA
4C4: 8208 1A04 0000 0000
(2606)
4C5: 921C 2A30 0000 FFFF
                                      ALII
                                                RB AND RCM = $7FFF => RB C= BD01 JAMF
                      (2607) INT4
                                                INC RA + 0 => NULL SETCC GO TO INTS
466: 8200 1607 0004 0462
                      (2608) INTO
                                                INC RA + 0 => NULL SETCC GO TO INT2+1
4C7: 8200 1607 0004 04C0
                      (2609) FCS3
                                      ALU
                                               VSC MINUS RY => NULL C= ADVFL SETCC
4C8: 8A94 6077 0000 0000
                      (2610)
                                      ALU
                                               11 7 RM => 11 , JUMP ON FCBIT TO F1
409: 8E70 9804 0004 F000
                                               RX => RX JAMF JUMP ON GE TO FCS5
                                      RR
                      (2611)
4CA: 0200 0800 0004 6472
                      (2612) * FLOATING POINT EXCEPTION VECTOR. ENTRY POINTS ARE: (2613) * FLEX OVERFLOW
                                               OVERFLOW
STORE EXCEPTION
DIVIDE BY ZERO
                      (2614) *
                                      FLEX1
                      (2615) *
                                      FLEX2
                                               INT EXCEPTION
                      (2616) *
                                      FLEX9
                      (2617) *
                      (2618) * REGISTER 11 IS USED TO SHOW THE TYPE OF EXCEPTION:
                      (2014) *
                                      $100
$101
                                               OVERFLOW
                                               DIVIDE BY ZERU
STORE EXCEPTION
INT EXCEPTION
                      (5650) *
                       (2021)
                                                                   REGISTER 12 = EFFECTIVE ADDRESS
                      (2522) *
                                      $103
                      (2623) *
                      (2024) * IF 74 IS ZERO, THE VECTOR ABORTS, EXECUTING THE NEXT (2025) * SEQUENTIAL INSTRUCTION WITH THE CBIT SET. (2026) * . THE ABSOLUTE MAPPED VECTOR HANDLING (2027) * IS IDENTICAL TO THAT OF THE UII.
                      (2628) *
                      (2624) *
                      (2630) FLEX9 RR
                                               HCM = SFFFC C= BD01 TR= ALL => 11
4CB: F300 9A34 0003 FFFC
                      (2031)
                                      RR
                                               ... GO TO FLEX4
4CC: 0200 0604 0004 04D2
                      (2632) FLEX8
                                               , JAMF JUMP ON FCBIT TO FLEX
400: 0200 0600 0004 F4CE
(2633) FLEX 4CE: 82CC 9834 0004 04D2
                                               CON MINUS1 => 11 C= BD01 , GO TO FLEX4
                                               RCM = $FFFD => 11 C= 8001
4CF: F200 9A34 0003 FFFD
                                               RY => 12 . GO TO FLEX4
                      (2635)
400: EA00 AB04 0004 0402
                      (2636) FLEX2 RR
                                               RCM = $FFFF => 11 C= 8001
401: F200 9A34 0005 FEFE (2637) FLEX4
                                               11 XOR RCM = SFEFF => 11
                                    ALU
402: 9260 9A04 0001 FUFF
                      (2636) FLEXS
                                      Dυ
                                               RCM = 174 => RY
403: F200 0804 0002 013C
                      (2639)
                                      CPU
                                                     0
                                                                 DEC
                                                                                        EAS ;
                                                           AREAD , EAC CLRNVKEYS TRIGNVKEYS
                                               RMREMEDY
                      (2540)
404: 83F0 A5C4 000A 0400
                      (2041)
                                      LPU
                                                                  BB
                                                                                        0 ;
                                               RY240
                                                           NOP
                                                                  SETCC
                      (2642)
405: 8E5C 0307 0000 0000
                      (2643)
                                      CPU
                                                                  TNC
                                                                                        RP :
                                               RM280
                                                           NOP
                                                                  JAMF ;
                                               JUMP ON NE TO JST1
                      (2645)
406: 8A00 7400 0004 4150
                      (2040)
                      (2047) * DUUBLE PRECISION EXECUTION SPACE. FOR EASE OF DEBUG,
(2047) * EXECUTION BEGINS AT $500.
                      (2044) *
                      (2650)
                                      OHL
                                               $500
                                               INC RY => RY
                      (2651) DFLD1
                                      ALU
500: 8A65 1304 0000 0000
                      (2052)
                                      CPU
                                                    RM
                                                                         0
                                                                               M
                                                                                       FLTH ;
                                               HMREMRDY MREAD
                      (1653)
501: EF00 4584 0000 0000
```

```
INC RY => RY
                        (2654)
                                         ALU
502: 8A65 1304 0000 0000
                                                          RM
                                                                                                FLTL ;
                        (2655)
                                         CPU
                                                                ALL
                                                                                 0
                                                    RMRFMRDY MREAD
                        (2656)
503: EF00 5584 0000 0000
                        (2657)
                                         ALU
                                                    INC RY => RY
504: 8A65 1304 0000 0000
                                                         RM
                        (2658)
                                         CPU
                                                                                 0
                                                                                                RB :
                                                                MREAD
                                                    RMRFMRDY
                        (2659)
505: EF00 2584 0000 0000
                                                    RM => VSC , GO TO F1
                        (2600)
                                         RR
506: EE00 6804 0004 0000
                                DFST1
                                         ALU INC RY => RY
507: 8465 1304 0000 0000
                        (2062)
                                                    RF,,ALL,,,M,FLTL,RM280,MWRITE
508: 0300 5484 0000 0000
                                                    INC RY => RY
                                         ALU
                        (2663)
509: 8A65 1304 0000 0000
                                                    RF,,ALL,,,M,RB,RM280,MWRITE
                                         CPU
                        (2664)
50A: 0300 2484 0000 0000
                                                    INC RY => RY
                        (2665)
                                          ALU
50B: 8A65 1304 0000 0000
                                         CPU
                                                    RF,,ALL,,,M, VSC, RM280, MWRITE, JAMF
50C: 0300 64B0 0000 0000
                        (2667) DFAD1
                                         CPU
                                                          RCM NUNE 0
                                                                                                0 ;
                        (2668)
                                                    280 , PUSHBD DATA DFAD4
50D: F000 060C 0002 050F
                                                    INC RY => RY ,GO TO DGET
                                          ALU
50E: 8A65 1304 0004 051F
                        (2670) DFAD4
                                                          RCM NONE 0
                                                                                                0 ;
                                                          PUSHBD DATA DEAD6
                        (2671)
                                                    280
50F: F000 060C 0002 0811
                                          ALU
                                                    VSC MINUS RM => RM SETCC C= AOVFL ;
                                                    GO TO DEIX
                        (2673)
510: 8E94 6477 0004 0524
                                                    RB PLUS RY => RB C= COUT
                        (2674) DFAD6
                                         ALU
511: 8A60 2A24 0000 0000
                                                    12 => HM
512: 0200 A204 0000 0000
                                                    FLTL PLUS RM + C' => FLTL C= COUT TR= ALL
                                          ALU
513: 8F68 5A24 0000 0000
                        (2677)
514: 0200 8204 0000 0000
                                                    FLTH PLUS RM + C => FLTH C= AOVFL ;
                        (2678)
                                          ALU
                        (2679)
                                                    SETCC GO TO DNRML
515: 8E68 4B77 0004 053A
                        (2680) DFS81
                                                          RCM NONE
                                                                                         0
                                                                                                0 ;
                                                    280 , PUSHBD DATA DESB4
                        (2681)
516: F000 060C 0002 0818
                                                    INC RY => RY .GO TO DGET
                                          ALU
517: 8A65 1304 0004 051F
                        (2683) DFSB4
                                         CPU
                                                          RCM NONE
                                                                                                 0 ;
                                                    280 , PUSHBD DATA DESB6
                         (2684)
518: F000 060C 0002 0A1A
                                                    VSC MINUS RM => RM C= AOVFL ;
                        (2685)
                                          ALU
                                                    SETCC
                                                                 GO TO DEIX
519: 8E94 6477 0004 0524
                        (2687)
                                                    RE MINUS RY => RE C= COUT TR= ALL
                                          ALU
51A: 8894 2A24 0000 0000
                                          RR
                                                    12 => RM
                        (2668)
518: 0200 A204 0000 0000
                        (2689)
                                          ALU
                                                    FLTL MINUS RM + C => FLTL C= COUT TR= ALL
51C: 8F98 5A24 0000 0000
                        (2690)
                                          جاج
                                                    13 => RM
510: 0200 B204 0000 0000
                        (2691)
                                                    FLTH MINUS RM + C => FLTH C= AOVFL ;
                                          ALU
                                                    SETCC GO TO UNRML
                        (2692)
51E: 8E98 4877 0004 053A
                        (2693)
                        (2694)
                         (2695)
                                     SUBROUTINE DLOAD. HOUTINE LUADS THE FULL 4 WORD
                                * FLOATING POINT ARGUMENT INTO 13,12,11, AND RM, RESPECTIVLY.

* THE SUBROUTINE EXPECTS THE FIRST WORD TO BE IN RM. RY IS

* ASSUMED TO LOUTAIN A POINTER TO THE SECOND WORD IN MEMORY.

* NOTE THAT THE EXPONENT IS LEFT IN RM.
                        (2696)
                        (2698)
                        (2699)
                        (270<sub>0</sub>)
                        (2701) *
                                                         RM
                        (2/02) DGET
                                                                                                13;
                        (2703)
                                                    RMREMRDY
                                                                MREAD
51F: EF00 6584 0000 0000
                        (2/04)
                                          ALU
                                                    INC RY => RY
520: 8465 1304 0000 0000
                                          CPU
                                                                                                 12 ;
                                                    AMREMPDY MEAD
                        (2706)
521: EF00 A584 0000 0000
                        (2707)
                                          ALU
                                                    INC RY => RY
522: 8A65 1304 0000 0000
                                                                                                11 ;
                                                    PMREMEDY MREAD ,S UN TRUE, POP
                        (2709)
523: EF00 9584 000C 0004
                        (2710) *
                        (2711) *
                        (2711) *
(2712) * ADJUST SUBROUTINE. CALLED DFIX, THIS ROUTINE ADJUSTS TWO
(2713) * NUMBERS OF UNEQUAL EXPONENTS BY 'UN-NORMALIZING' THE
(2714) * NUMBER WITH SMALLER EXPONENT. IF THE TWO NUMBERS ARE TOO
(2715) * FAR APART, AND THE NEW ARGUMENT IS SMALLER, THE ROUTINE
(2716) * ABORTS, RETURNING TO THE FETCH CYCLE. IF THE OLD ARGUMENT
(2717) * IS THE SMALLER, THEN IT IS ZEROED, AND THE EXPONENT (VSC)
(2718) * IS MADE EQUAL TO THAT OF THE NEW ARGUMENT.
```

```
(2720) * 1F THE TWO NUMBERS CAN BE COMBINED, VSC IS SET TO THE (2721) * LARGER EXPONENT, AND THE SMALLER NUMBER IS SHIFTED RIGHT.
                             (2722)
                             (2/23) * RY IS ALWAYS LUADED WITH THE LSW OF THE NEW ARGUMENT.
                             (2724) *
                                                              ZERU MINUS RM => RM LOADRSC TR= ALL ;
JUMP ON FCBIT TO DFIX1
                             (2/25) DF1x
                             (2726)
524: 8F95 140E 0004 F52F
                                                              11 => RY TR= ALL ,S ON EQ TO POP
                             (2727)
                                                  RR
525: 0300 9304 000F 4004
                             (2728)
                                                  ĸĸ
                                                              RCM = 48 => YSAVE
526: F200 CAU4 0002 0130
                             (2729) DFIX3 ALU
                                                               INC 13 + 0 => NULL SETCC ;
                                                               JUMP ON LT TO DEIX2
                             (c/su)
527: 8200 8607 0006 6532
                                       * NEW ARGUMENT IS SMALLER, SHIFT IT RIGHT OR ABORT.
                             (2731)
                             (2732) *
                                                               INC FLTH + U => NULL SETCC
                             (2733)
                                                  ALU
528: 8200 4007 0000 0000
                                                               YSAVE PLUS RM => NULL SETCC TR= ALL ;
                             (2734)
                                                  ALU
                                                               JUMP UN EQ TO DEIX4-1
                             (2755)
529: 8F60 C607 0006
                                                               ZERO PLUS RM => NULL C= AOVFL ;
                                                  ALU
                             (2730)
                                                               LOADESC JUMP ON LE TO DERML
52A: 8E61 167E 0004 753A
                             (2738) *
                             (2739) * DE-NURMALIZE CAN BE DONE.
                             (2740) *
                                                               RERS 3
                                                                                                                    13 ;
                             (2741)
                                                  CPU
                                                                              ALL
                                                                                                 0
                                                                              LINK
                                                               RF200
                             (2742)
528: 4F60 BA44 0000 0000
                                                                                                                    12 ;
                                                               PERS 1
                                                                                                 0
                             (2745)
                                                  CPU
                                                                              NX
                                                                              LINK
                                                               RF200
                             (2744)
52C: 4660 AA44 0000
                                                               RFRS 1
                                                                                                                    11 ;
                                                  CPU
                             (2745)
                                                               HF240
                                                                              NOP
                                                                                       INCRSC ;
                             (2746)
                                                               JUMP ON RSCNEM1 TO *=2
                              (2747)
52D: 4660 9805 0004 9528
                             (2748)
                                                  R.R
                                                               11 => RY , S ON TRUE, POP
52E: 0200 9304 000C 0004
                             : UJU4
(2749) * IF EXPONENT OVERFLUW IS DETECTED HERE, ONE OF THE
(2750) * TWO NUMBERS WILL BE PRESERVED UNCHANGED BECAUSE THE
(2751) * EXPONENTS ARE TOO FAH APART FOR AN ADD OR SUBTRACT.
(2752) * THEMEFURE, FORCE THE SIGN THE RIGHT WAY AND ALSO FORCE
(2753) * THE MAXIMUN EXPONENT DIFFERENCE ALLOWED TO BE ZERO
(2754) * TO ALLOW THE PEST OF THE ADJUST ROUTINE TO ACT CORRECTLY.
                              (2755) *
                              (2750)
                             (2757) DFIX1 RR
                                                               HEM = $8000 => YSAVE
52F: F200 CAU4 0001 0100
                              (2758)
                                                   ALU
                                                               YSAVE MINUS RM => NULL SETCC
530: 8E94 COUT 0000 0000
                                                   RR
                                                               11 => RY , GO TO DFIX3
531: 0200 9304 0004 0527
                              (2760)
                              (2701) *
                              (2702) * TEST FOR VALID ALIGN. IF VALID, UN-NORMALIZE THE (2705) * FACC. IF NUT VALID, ZERO THE FACC AND RETURN. (2704) * IN BOTH CASES, ADD THE EXPONENT DIFFERENCE TO THE
                              (2766) *
                              (2767)
                              (2766) DFIX2 ALU
(2769)
                                                               YSAVE MINUS RM => NULL SETCC TR= ALL ;
                                                               S UN EQ. POP
 532: 8F94 C607 GOOE 4604
                                                                                                                    FLTH ;
                              (2770)
                                                   CPU
                                                               KFRS 3
                                                                              ALL 6
LINK NOP;
                              (2771)
                                                               RF240
                              (2772)
                                                               JUMP ON LE TO DFIX4
533: 4F60 4844 0004 7537
                              (2/75)
                                                               KFRS 1
                                                                                                                     FLTL ;
                                                                                                  0
                              (2774)
                                                               RF200
                                                                              LINK
 534: 4660 5844 0000 0000
                                                                                                                     RB :
                              (2775)
                                                   CPU
                                                               RERS 1
                                                                              NX
                                                                                                  0
                                                                              NOP
                                                                                       INCRSC ;
                              (2776)
                                                               KF 240
                              (2777)
                                                                JUMP ON RSCNEM1 TO *-2
 535: 4660 2805 0004 9533
                              (2778)
                                                               VSC PLUS RM => VSC ,S ON TRUE, POP
                                                   ALU
 536: 8E60 6804 000C 0004
                              (2779) * ZERO OUT THE FACC
                              (2780)
                              (2781) DFIX4
                                                               CON 0 => FLTH
                                                 ALU
537: 823C 4A04 0000 0000
                                                               CON 0 => FLTL
                              (2782)
                                                   ALU
 538: 823C 5A04 0000 0000
                                                               (ON 0 => RH . GO TO DEIX4-1
                              (27e3)
                                                   ALU
 539: 8230 2804 0004 0536
                              (2784)
                             (2/45) *
(2765) * NORMALIZE SUBHUUTINE. THIS DUUHLE PRECSION NORMALIZE
(2767) * NORMALIZE SEXACTLY AS THE SINGLE PRECISION ROUTINE
(2768) * DOES. IF THE COIT IS SET COMMING INTO THE ROUTINE, THE
(2764) * VALUE IS TAKEN TO HE OVERSHIFTED, AND THE NUMBER IS
(2740) * RIGHT SHIFTED DIE PLACE. THE SIGN BIT IS RECONSTRUCTED
(2/41) * FROM THE LONDITION CODE AT ENTRY. THE CODE IS ASSUMED
(2792) * TO BE THE UPPOSITE SIGN OF THE PROPPER NUMBER.
                              (2785) *
                              (2143) *
                              (2794) * IF THE NUMBER IS ALREADY NURMALIZED, A RETURN TO FETCH IS (2795) * DONE. OTHERWISE, THE FACC IS SHIFTED LEFT UNTIL (2796) * THE NUMBER IS NURMALIZED, THE EXPONENT IS REDUCED (2797) * APPROPRIATELY, AND A RETURN TO FETCH IS DUNE.
```

```
(2798). *
                          (2799) *
                          (2800) DNRML
                                                     RCM = -48 => NULL LOADRSC
 53A: F200 000E 0003 FEDO
                          (2801)
                                                     RFLS 3
                                           CPU
                                                                  ALL
                                                            3 ALL 7 0 M FLTM
SOVFL , JUMP ON FCBIT TO DNRM1
                          (2802)
                                                     RY240
 538: 2F70 4364 0004 F540
                         (2803)
                                                     RFLS 7
                                           CPU
                         (2804)
                                                     RF240
                                                                        , JUMP ON FCBIT TO DNRM2
                                                                  LINK
 53C: 3E70 2844 0004 F545
                         (2805)
                                           CPU
                                                     RFLS 3
                                                                                                 FITL 2
                         (2806)
                                                     RF200
                                                                  LINK
 530: 2F70 5A44 0000 0000
                                                     RFLS 3
                                                                                                 FLTH 3
                         (2606)
                                                     RF240
                                                                  NOP
                                                                         INCRSC ;
                                                     JUMP ON RSCNEM1 TO *=3
 53F: 2F30 4805 0004 9538
                         (2810)
                                                     CON 0 => VSC C= BOO1 ,GO TO F1
                                           ALU
 53F: 823C 6834 0004 0000
                                                     VSC PLUS RCM = 1 => VSC C= ADVFL
                         (2811) DNRM1
                                          A1 11
 540: 9260 6A74 0002 0001
                                                     RFRS 5
                         (2812)
                                           CPU
                                                     RFRS 5 ALL 6
RF240 LINK NOP;
JUMP ON LT TO *+2
                                                                                                FLTH #
                         (2813)
                         (2814)
 541: 5760 4844 0006 6543
                         (2815)
                                          ALU
                                                     FLTH OR RCM = $8000 => FLTH
 542: 924C 4A04 0001 0100
                         (2816)
                                          CPU
                                                     RERS 1
                                                                  Δli
                                                                                                 FLTL 3
                         (2817)
                                                     RF200
                                                                 LINK
 543: 4760 5A44 0000 0000
                         (2818)
                                          CPU
                                                     RFRS 1
                                                                                                 RH :
                         (2819)
                                                     RF240
                                                                  NOP
                                                                         JAMF ;
                                                     JUMP ON FCBIT TO DELEX
                         (2820)
 544: 4660 2800 0004 F5C8
                         (2821) DNRM2
                                          RR
                                                     RCM = SFFC0 => 11
 545: F200 9A04 0003 FFC0
                         (2822)
                                           CPIL
                                                     RERS 1
                                                                                  0
                                                                                                 RB ;
                                                                 NOP
                                                                         NOP
                         (2023)
                                                     KF200
 546: 4760 2404 0000 0000
                         (2824)
                                                     11 OR RSC => 11
                                          ALU
 547: 864C 9A04 0000 0000
(2825)
548: 9260 9304 0002 0130
                                          ALU
                                                    11 PLUS RCM = 48 => RY
                         (2526)
                                                    VSC MINUS RY => VSC C= AOVFL
 549: 8A94 6A74 0000 0000
                         (2827)
                                                     , JAMF JUMP ON FCBIT TO DFLEX
54A: 0200 0600 0004 F508
                         (8565)
                         (2829) * (2830) * DOUBLE PRECISION FLOATING POINT MULTIPLY. TECHNIQUE USED IS
                        (2830) * DUBLE PRECISION FLOATING POINT MULTIPLY. TECHNIQUE U (2831) * A SIMPLE EXTENSION OF THE SINGLE PRECISION MULTIPLY. (2832) * THE EXPONENT IS UPDATED FIRST, THEN 16 BITS OF SINGLE (2833) * PRECISION MULTIPLY, THEN 16 BITS OF DOUBLE PRECISION, (2834) * AND FINALLY 15 BITS OF TRIPPLE PRECISION SHIFT AND/OR (2835) * MULTIPLY. FINALLY, A TRIPLE PRECISION SUBTRACT (2836) * IS DONE, IF NECESSARY, FOLLOWED BY NORMALIZE AS NEEDED (2837) *
                         (2837) *
                         (2536)
                         (2039) UFMP1 CPU
                                                    BB RCM NONE 0 0 0
280 NOP PUSHBD DATA DFMP4
                         (2840)
546: F000 060C 0002 0540
                        (2841)
                                                    INC RY => RY . GO TO DGET
                                          ALU
54C: 8A65 1304 0004 051F
                         (2642) *
                         (2843) * FIRST, FIX THE EXPONENT
                         (2844) *
                         (2845) DFMP4
                                         ALU
                                                    VSC MINUS RCM = 128 => VSC C= AOVFL
540: 9294 6A74 0002 0080 (2846)
                                                    VSC PLUS RM => VSC C= AOVFL , ;
JUMP ON FCBIT TO DFM1
                                          AL U
                         (2047)
54E: 8E60 6874 0004 F55C
                        (2848) DFM2
                                                    FLTL => RY , JUMP ON FCBIT TO DFLEX
54F: 0200 5304 0004 F5C8
                                          RR
                                                    FITH => RM
                        (2849)
550: 0200 4204 0000 0000
                                                    AL RCM ALL
                         (2850)
                                          CPU
                                                                        ZERO
                                                                                                FLTH ;
                                                    RF200
                                                                 ,LOADRSC DATA -16
551: 933C 4AGE 0003 FFF0
                         (2852)
                                                    RFRS 5
                                          CPU
                                                                                 0
                                                                                                 11 ;
                         (2853)
                                                    RF200
                                                                 LINK
552: 5660 9A44 0000 0000
                                          CPU
                                                    ALKS RM
                                                                        ADD
                                                                                                FLTH ;
                         (2855)
                                                    KF240
                                                                 NOP . EAC MPYLOGIC
555: CE60 4804 0008 C000
                         (2856)
                                          CPU
                                                    RFRS 5
                                                                                                 11 ;
                                                    RF240 LINKS INCRSC ;
JUMP ON RSCNEM1 TO *=1
                        (2857)
554: 5760 9815 0004 9553
                        (2859)
                        (2860) * SINGLE PRECISION PART DONE, DO DOUBLE PRECISION. (2861) *
                         (2862)
                                                          RCM ALL
                                                                      ZERU L M
LOADRSC DATA -16
                                                                                                FLTL :
                        (2863)
                                                    RF200
                                                              NOP
555: 933C SAUL 0003 FFF0
                        (2404)
                                          CPII
                                                    RFRS 5
                                                                                                12 ;
                                                    RF280 LINKS NOP;
JUMP ON NOTRF16 TO DFM3
                        (2005)
                        (2000)
556: 5660 AC14 0007 /556
                                          ALU
                                                    FLTL PLUS RY => FLTL C= COUT
557: 8A60 5A24 0000 0000
```

```
(2868)
                                     CPU
                                              ALRS RM
                                                               ADD
                                                                                    FLTH ;
                      (2869)
                                              RF240
                                                         LINK
  558: CF68 4844 0000 0000
                      (2870) DFM5
                                     CPU
                                              RERS 1
                                                                                    FLTL ;
                      (2871)
                                              RF240
                                                         NOP
                                                               INCRSC ;
                      (2872)
                                              JUMP ON RSCNEM1 TO *=3
  559: 4660 5805 0004
                       9556
                                              RY => 11 , GO TO DFM4
                      (2873)
  55A: EA00 9804 0004 055E
                      (2875) * SHIFT PORTION OF DUUBLE PRECISION PART
                      (2876) *
                      (2877) DFM3
                                    CPU
                                              RERS 3
                                                         All
                                                                                   FLTH ;
                      (2878)
                                                        LINK
                                              RF240
                                                               NOP
                                                                      GO TO DEMS
  558: 4F60 4844 0004 0559
                      (2879)
                      (2880) * EXPONENT UVERFLOW TESTS (2881) *
                                             CON 0 => NULL C= BD01 , JUMP ON FCBIT TO DFM2
                      (2882) DFM1
                                     ALU
 55C: 823C 0634 0004 F54F
 (2883)
550: 0200 0604 0004 0508
                                             ... GO TO DELEX
                      (2884)
                      (2885) * FINALLY DO TRIPLE PRECISION MULTIPLY (2886) *
                                              RCM = -15 => NULL LOADRSC
                      (2887) DFM4
                                     RR
 55E: F200 000E 0003 FEF1
                      (2888) DFM7
                                              RFRS 5
                                                                                   13;
                      (2889)
                                              RF280
                                                        LINKS NUP ;
                      (2890)
                                             JUMP ON NOTRF16 TO DFM8
 55F: 5660 BC14 0007 756F
                      (2891)
                                             RH => RY
                                     RR
 560: 0200 2804 0000 0000
                      (2892)
                                              12 PLUS RY => 12 C= COUT
 561: 8A60 AA24 0000 0000
                      (2893)
                                             11 => RY
 562: 0200 9804 0000 0000
                      (2894)
                                             FLIL PLUS RY + C => FLTL C= COUT
                                     ALU
 563: 8A68 5A24 0000 0000
                      (2895)
                                     CPII
                                             ALRS RM
                                                              ADD
                                                                      С
                                                                                   FLTH ;
                      (2896)
                                             RF240
                                                        LINK
 564: CF68 4844 0000 0000
                      (2897) DFM6
                                             RFRS 1
                                     CPU
                                                        ALL
                                                              6
                                                                      0
                                                                                   FLTL ;
                      (2898)
                                             RF200
                                                        LINK
 565: 4760 5444 0000 0000
                      (2899)
                                     CPU
                                             RFRS
                                                                            0
                                                                                   M 12 ;
                      (2900)
                                             RF240
                                                        NOP
                                                              INCRSC ;
 (2901)
566: 4660 A805 0004 955F
                                             JUMP ON RSCNEM1 TO DFM7
                      (2903) * NOW UD FINAL SUBTRACT
                      (2904)
                      (2905)
                                    CPU
                                             kf 0
                                                        ALL 0
BD01 NOP;
                                                                    0
                                                                                   13 ;
                      (2900)
                                             KF280
                      (2907)
                                             JUMP UN NOTRF16 TO DFM9
 567: 0300 BC34 0007 756D
                      (2908)
                                             R8 => KY
 568: 0200 2804 0000 0000
                                    ALU
                                             12 MINUS RY => 12 C= COUT
 569: 8A94 AA24 0000 0000
                     (2910)
                                    90
                                             11 => RY
 56A: 0200 9804 0000 0000
                     (2911)
                                             FLTL MINUS RY + C => FLTL C= COUT
                                    ALU
 568: 8A98 5A24 0000 0000
                                             FLTH MINUS RM + C => FLTH C= AOVFL SETCC
                     (2912)
56C: 8E98 4A77 0000 0000
                     (2913) DFM9
                                    RR
                                             12 => RM
56D: 0200 A204 0000 0000
                     (2914)
                                    RR
                                             RM => RB , GO TO DNRML
56E: EE00 2804 0004 053A
                     (2915)
                     (2916) * SHIFT PART OF TRIPLE PRECISION MPY LOOP.
                     (2917) *
                     (2918) DFM8
                                   CPU
                                             HERS 3
                                                                                  FLTH :
                     (2919)
                                             RF240
                                                       LINK NOP GO TO DEMA
56F: 4F60 4844 0004
                     0565
                     (2920)
                     (1595)
                     (2922) * DIVIDE -- DOUBLE PRECISION FLOATING POINT
                     (2923) *
                     (2424) DFDV1 CPU
                                                RCM 0
                                                                                  0:
                     (2925)
                                            280 NUP PUSHBO DATA DOV4
570: FUOU 060C 0002 DACT
                    (8926)
                                   ALU
                                            INC RY => RY .GO TO DGET
571: 8A65 1304 0004 051F
                    051F
(2927) * DIVIUE BY ZERO TEST
(2928) DDV30 ALU FLTH XOR RY => NULL SETCC;
(2929) JUMP ON EQ TO DFLEX1
5/2: 8A6C 460/ 0006 45CA
                    (2930)
                                   ALU
                                            VSC PLUS RCM = 129 => VSC C= AOVFL ;
                    (2931)
                                            CLEARFUII
575: 9260 6A7F 0002 0181
                    (2932)
                                            RX => RX NUP JUMP ON GE TO *+2
                                   RK
574: 0200 0804 0004 6576
                    (2933) * SET FUIL FUR NEGATIVE RESULTS
                                   ĸЯ
                                            ... EAC SETFUII
5/5: 0200 0004 000A 8000
                    (2935) * EXPONENT CALCULATION
                                           VSC MINUS RM => VSC ,C= AOVFL TR= ALL ;
JUMP ON FCBIT TO DDV5
                    (2956)
                                   ALi
                    (2937)
```

```
576: 8E94 6874 0004 E5A5
                    (2938) * EXPONENTS DONE EXCEPT FOR OVERFLOW
                    (2939) * TEST NOW TO SEE IF EITHER OF THE TWO ARGUMENTS (2940) * IS NEGATIVE. IF IT IS, THEN COMPLEMENT IT
                    (2941) *
                                            INC 13 + 0 => RM SETCH
JUMP ON FCBIT TO DFLEX
                    (2942) DDV6
                    (2943)
577: 8200 8407 0004 F5C8
                    (2944)
                                   ALU
                                            INC FLTH + 0 => NULL SETCC ;
JUMP ON GE TO DDv7
                    (2945)
578: 8200 4607 0004 6570
                    (2946) * COMPLEMENT NEW ARGUMENT
                    (2947) *
                    (2948)
                                            NUT 11 => 11
579: 82FC 9A04 0000 0000
                                            NOT 13 => RM
                                   ALU
57A: 82FC 8204 0000 0000
                    (2950)
                                            INC 11 => 11 C= COUT
                                   ALU
578: 8204 9A24 0000 0000
                                            NOT 12 => 12 , TR= ALL ;
JUMP ON FCBIT TO DDV8
                    (2951)
                                   ALU
                     (2952)
57C: 83FC AB04 0004 F5A7
                    (2953) * NOW TEST NEW ARGUMENT
                    (2954) *
                                            12 => RY , JUMP ON GE TO DDV11 TR= ALL
                    (2955) DDV7
570: 0300 A304 0004
                     6582
                    (2956) * COMPLEMENT ACCUMULATOR
                     (2957)
                     (2958)
                                    ALU
                                            NOT RB => RB
57E: 82FC 2A04 0000 0000
                    (2959)
                                    ALU
                                            NOT FLTL => FLTL
57F: 82FC 5404 0000 0000
                    (2460)
                                   ALU
                                            INC RB => RB C= COUT TR= ALL
580: 8304 2A24 0000 0000
                                            NOT FLTH => FLTH , JUMP ON FCBIT TO DDV10
                    (2961)
                                   ALU
581: 82FC 4804 0004 F5AH
                    (2962) * NOW SET UP AND EXECUTE 16 ITTERATIONS OF
                     (2963) * THE TRIPPLE PRECISION DIVIDE LOOP.
                     (29641 *
                     (2965) DDV11 ALU
                                            FLTH MINUS RM => NULL SETCC TR= ALL
582: 8F94 4007 0000 0000
                                            RCM = -17 => NULL LOADRSC
                                    RR
                    (2966)
583: F200 000E 0003 FEEF
                    (2967) * RM=NH/RY, 12=NM/11=NL/13=POSITIVE
                     (296h) *
                     (2969) *
                     (2970) * COMPARE PART OF NON-PERFORMING DIVIDE
                     (2971) *
                     (2972) DDV15 CPU
                                            RELS 3
                                                                                  13 #
                                                           INCRSC ;
                     (2973)
                                                       NOP
                                            RF240
                     (2974)
                                            JUMP ON LT TO DDV13
584: 2F30 8805 0006 6581
                     (2975)
                                            FLTL MINUS RY => NULL SETCC ;
                                    ALU
                     (2470)
                                            C= COUT JUMP ON GT TO DDV14
585: 8A94 5627 0006 75C6
                     (2977)
                                    RR
                                            11 => RY , JUMP ON FCBIT TO *+2
586: 0200 9304 0004 F588
                     (2978)
                                    RR
                                            12 => RY , GO TO DDV13
587: 0200 A304 0004 0581
                     (2474)
                                            RB MINUS RY => NULL C= COUT ,;
                                    ALU
                     (2980)
                                            JUMP ON NE TO DOV12
588: 8A94 2624 0004 4565
                     (2981)
                                            RX => RX , JUMP ON FCBIT TO DDV12
589: 6200 0804 0004 F588
                                            12 => RY , GO TO DOV13
                    (2982)
58A: 0200 A304 0004 0581
(2983) *END OF DIVIDE TEST.
                     (2984) *
                     (2985) * SUBTR ACT -- SHIFT
                     (2986) *
                     (2487) DDV12
                                            RB MINUS RY => RB C= COUT
588: 8A94 2A24 0000 0000
                                            RF
                                                       ALL
                                                              ZERO
                                                                                  12 ;
                                            RY200
                     (2984)
                                                       NOP
                                                              SETCC
58C: 033C A807 0000 0000
                                            FLTL MINUS RY + C => FLTL C= COUT
                    (2990)
                                    ALU
580: 8498 5424 0000 0000
                     (2991)
                                    CPU
                                            RFLS 7
                                                                                  RB ;
                    (2992)
                                            RF200
                                                       LINK
58E: 3F70 2A44 0000 0000
                    (2993)
                                    CPU
                                            RELS 3
                                                       NX
                                                             7
                                                                     0
                                                                                  FLTL ;
                     (2494)
                                            RF200
                                                       LINK
58F: 2E70 5A44 0009 0000
                                            ALLS RM
                    (2995)
                                    CPU
                                                       ALL
                                                                     С
                                                             SUB
                                                                                  FLTH ;
                    (2996)
                                            RF240
                                                       LINK
590: AF98 4844 0000 0000
                    (2447) *
                     (299h) * START OF NEXT ITTERATION
                     (2999) *
                     (3000) 0009
                                            FLTH MINUS RM => NULL SETCC ;
                    (3001)
                                            JUMP ON RSCNEM1 TO DDV15
591: 8E94 4607 0004 9584
                    (3002) * DOUBLE PERECISION DIVIDE. SIMILAR TO THAT IN FDV.
                     (3003) *
                     (3004) * ON ENTRY: RM=NH, RY=NM, 13=HIGH ANSWER, LINK=16TH QUOTIENT BIT.
                    (5005) *
                     (300h)
                                            RCM = -17 => NULL LOADESC
592: E200 000F 0003 FFFF
                    (3007)
                    (500K) * HIGH ORDER CONDITION CODE ALREADY TESTED UPON ENTRY
```

```
(3009) *
                                                                                    12 ;
                     (5010) DDV23 CPU
                                             PFLS 3
                                                        NOP INCHSC ;
                                             RF240
                     (3011)
                                             JUMP UN LT TO DOV21
                     (3012)
595: 2E70 Ad05 0006 6596
                                             FLIL MINUS RY => NULL C= COUT , ;
JUMP ON GT TO DDV24
                                     ALU
                     (5013)
                     (3014)
594: 8494 5624 0006 7598
                     (3015)
                                              RX => RX , JUMP ON FCBIT TO DDV24
595: 0200 0804 0004 F596
                     (3016) * DOUBLE WIND SHIFT
                                                                              М
                                                                                     FLTL ;
                                             RFLS 7
                                                                       0
                     (3017) DUV21 CPU
                                                         NX
                                                         LINK
                     (3014)
                                              RF200
596: 3E70 5A44 0000 0000
                                                                                     FLTH ;
                                     CPU
                                              HFLS 3
                                                         ALI
                     (5014)
                                                         LINK NOP ;
                                              RF240
                     (3020)
                                              GO TO DDV20
                      (3021)
597: 2F70 4844 0004 0598
                                              FLTL MINUS RY => FLTL C= COUT
                     (3022) DDV24
                                     ALU
598: 8A94 5A24 0000 0000
                                                                       0
                                                                                     FLTL ;
                                     CPU
                                              RFLS 7
                      (3023)
                                              RF200
                                                         LINK
                      (3024)
599: 3F70 5A44 0000 0000
                                                                                     FLITH :
                                                               SUB
                                                                       C
                                     CPU
                      (3025)
                                              RF240
                                                         LINK
                      (3026)
59A: AF98 4844 0000 0000
                                              FLTH MINUS RM => NULL SETCC;
JUMP ON RSCNEM1 TO DDV23
                      (3027) DDV20 ALU
                      (3024)
598: 8E94 4607 0004 9593
                      (3030) * FINISHED DOUBLE PART. NOW DO SINGLE PART.
                      (3031) *
                      (3052) *
                      (3055) * LINK CONTAINS 32ND QUOTIENT BIT. RM=NH,13=Q1,12=Q2
(3054) * BUILD Q3 IN RB. PUT 13 IN RY, INITIALIZE AND DIVIDE FLTH/RM
                      (3035) *
                                                                                      RB ;
                                              RF RCM
RF200
                                                                7ERO
                      (3036)
                                                         ALL
                                                                LOADRSC ;
                                                         NOP
                      (3037)
                                              DATA -15
                      (3058)
 59C: 133C 240E 0003 FEF1
                                                                7
                                                                        0
                                                                                      RB :
                                              RFLS 3
                      (3039)
                                     CPU
                                               RF200
                                                         LINK
                      (3040)
 590: 2E70 2A44 0000 0000
                                                                                      13 ;
                                     CPU
                                                    PCM
                                                         ALL
                                                                AND
                      (3041)
                                                                SETCC DATA $7FFF
                                              FY240
                                                          NUP
                       (3042)
 59F: 951C B307 0000 FFFF
                      (3043) * SINGLE PRECISION DIVIDE LOOP
                      (3044) *
                                                                                      FLTH ;
                                     CPU
                                               ALLS RM
                                                          ALL
                                                                SUB
                      (3045)
                                                          LINK , EAC DIVLUGIC
                      (3046)
                                              RF280
 59F: AF94 4C44 0009
                                               HFLS 3
                                                                                      RB ;
                                      CPU
                      (3047)
                                               RF240 LINK INCRSC ;
JUMP ON RSCNEM1 TO *=1
                      (3048)
                       (3049)
 540: 2670 2845 0004 959F
                       (3050) * DINE WITH DIVIDE
                       (3051) *
                       (3052) * RESULTS IN PY, 12, Rb
                       (3053) *
                                               HY => FLIH C= 8001
                       (3054)
 5A1: EA00 4A34 0000 0000
                                               12 => RM TR= ALL , JUMP ON FUII TO *+2
                       (3055)
                                      HR
 5A2: 0300 A404 0005 55A4
                                               RM => FLTL , GU TO DNRML
                                      ЮH
 5A5: EE00 5804 0004 053A
                                               NOT RM => FLTL ,GO TO DECM+1
                       (3057)
                                      ALU
 5A4: BEAC 5804 0004 0435
                       (3058)
                       (3059) * ASSURTED DIVIDE NON-STRAIGHT LINE CODE
                       (3060) *
                       (3001) 0005
                                      ALU
                                               CON 0 => NULL C= 8001 , ;
JUMP UN FCBIT TO DDV6
 (3062)
5A5: 823C 0634 0004 F577
                                               ...GO TO DFLEX
                       (30n3)
                                      PH
 5A6: 0200 0504 0004 05C8
                                               INC 12 + C => 12 C= COUT
                       (30n4) DDV8
                                      ALU
 5A7: 8208 AA24 0000 0000
                                               INC RM + C => RM SETCC
                       (3005)
                                      ALU
 5A8: 8E69 1207 0000 0000
                                               INC FLTH + 0 => NULL SETCC ;
                                      ALU
                       (3060)
                                               JUMP ON GE TO DDV7
 5A9: 8200 4607 0004 6570
                                                                                      vsc ;
                                      CPU
                                                    RCM NX
                                                          NX DEC 0
AOVFL , GU TO DFCM
                                               PF240
                       (5009)
  5AA: 92F0 5874 0004 0434
                       (3070) *
                       (3071) * FINISH CUMPLEMENT
                                               INC FLTL + C => FLTL C= COUT
                       (3073) UDV10 ALU
  5AB: 8208 5A24 0000 0000
                                               INC FLTH + C => FLTH SETCC
                       (3074)
                                      ALU
  5AC: 8208 4A07 0000 0000
                                               FLTH MINUS RM => NULL SETCC TR= ALL ;
                       (3075)
                                               JUMP ON GE UDV11+1
                       (307n)
  5AD: 8F94 4607 0004 5583
                                               VSC PLUS RCM = 1 => VSC C= AUVFL
                       (3017)
                                      ALU
  5AE: 9200 5A74 0002
                        0001
                                                                                      FLTH ;
                                                          ALL
NOP
                       (3078)
                                       CPU
                                               RFRS 5
                                                               6
NOP ;
                                                                         0
                                                RF 240
                       (5079)
                                                JUMP ON FCBIT TO DFLEX
```

(3050)

```
5AF: 5760 4804 0004 F5C8
(3081)
580: 8694 4607 0004 0583
                                   ALU
                                           FLTH MINUS RM => NULL SETCC GO TO DDV11+1
                    (3083) * SHIFT STEP -- TRIPPLE SUBTRACT
                    (3084) *
                    (3085) DDV13 CPU
                                            RELS 7
                                                                                 RB ;
                                                                    0
                    (3086)
                                            RF200
                                                      LINK
581: 3F70 2A44 0000 0000
                                            KFLS 3
                    (3087)
                                   CPU
                                                      NY
                                                             7
                                                                    0
                                                                                 FLTL ;
                    (3088)
                                            RF200
                                                      LINK
582: 2E70 5A44 0000 0000
                    (3089)
                                   CPU
                                            RFLS 3
                                                      AII
                                                                    0
                                                                                 FLTH ;
                    (3090)
                                                      LINK NOP ;
                                            RF240
                    (3091)
                                            GO TO DDV9
583: 2F70 4844 0004 0591
                    (3092)
                    (3093) * DOUBLE PRECISION COMPARE (3094) *
                    (3095)
                                            $584
                    (3096) DFCS1
                                   CPU
                                            88
                                                     NX
                                                             XOR
                                                                                 FLIH :
                    (3097)
                                            200 BD01 SETCC
584: EE6C 4037 0000 0000
                    (3098)
                                            INC RY => RY , JUMP ON LT TO FCS2
                                   ALU
565: 8465 1304 0006 6477
                    (3099)
                                            вв
                                                 RM
                                   CPU
                                                      ALL
                                                             88
                                                                                 13 ;
                    (3100)
                                            RMRFMRDY MREAD SETCC
586: EFSC 8587 0000 0000
                    (3101)
                                   RŔ
                                            RY => 12
587: EAGO AAG4 0000 0000
                                            12 PLUS RCM = 2 => RY
                    (3102)
                                   ALU
588: 9260 A304 0002
                    (3103) * FOR NEG REVERSE EXPONENT TEST
                                           BB RM ALL 0
RMRFMRDY MREAD NOP
JUMP ON LT TO CS1
                                   CPU
                    (3104)
                                                                                 11 3
                    (3105)
                    (3106)
589: EF00 9584 0006 6503
                    (5107) *
                    (3108) * EXPONENT TEST
                    (3109) *
                                           INC FLTH + 0 => NULL SETCC JUMP ON EQ TO FCS7
                                   ALU
                    (3110)
58A: 8200 4607 0006
                     4479
                    (3111)
                                   ALU
                                            VSC MINUS RM => RM SETCC ;
                                            C= AOVFL JUMP ON EQ TO FCS2+1
588: BE94 6477 0006 4478
                    (3113) * IF OVERFLOW - REVERSE TEST
                                           13 => RM , JUMP ON FCBIT TO CS3
                    (3114)
                                   RR
58C: 0200 8404 0004 F5C5
                    (3115) *
                    (5116)
                                   ALU
                                           INC 12 => RY . JUMP ON GT TO F1
580: 8204 A304 0006 7000
                    (3117) *
                    (3114) * EXPONENTS EQUAL
                    (3119) *
                    (3120) CS4
                                   ALU
                                           FLTH MINUS RM => NULL SETCC ;
JUMP ON NE TO FCS2+1
                    (3121)
5BE: 8E94 4607 0004 4478
                                           11 => RM , JUMP ON GT TO F1
                    (5122)
                                   ŔŔ
5HF: 0200 9404 0006 7000
                                           FLTL MINUS RM => NULL SETCC TR= ALL C= COUT ;
JUMP ON LT TO FCS2+1
                    (3123)
                                   ALU
                    (3124)
5CU: 8F94 5627 0006 6478
                    (3125) *
                    (3126) * HIGH UNDER PART EQUAL -- TEST MIDDLE
                    (3127) *
                                           ., ALL.,.., RMMRDY MREAD NOP JUMP ON NE TO FCS2
                                   LPU
                    (3128)
501: 0500 0784 0004 4477
                    (31/9)
                                   ALU
                                           RB MINUS RM => NULL C= COUT SETCC GO TO FCS2+1
502: 8E94 2627 0004 0476
                    (3130) * NEGATIVE EXPONENTS, REVERSE TEST
                    (3131) CS1 ALU
                                           VSC MINUS RM => NULL SETCC C= AOVFL
5C3: 0E94 6077 0000 0000
                    (3132) * IF OVERFLOW, DO NOT REVERSE TEST.
(3133) RR 13 => RM , JUMP ON FCBIT TO CAS4-1
5C4: 0200 8404 0004 F1E3
                    (3134) * REVERSE TEST
                    (5155) CS3 ALU
                                           INC 12 => RY JAMF JUMP ON GE TO CS4
505: 8204 A300 0004 658E
                    (3136) * PATCH SPACE
                                           11 => RY , GO TO DDV12
                    (3137) DDV14 RR
5C6: 0200 9304 0004 0588
                    (515M) UDV4 ALU
                                            INC 13 + 0 => KY SETCC GO TO DDV30
507: 8200 5307 0004 0572
                    (3139)
                    (3140) * DOUBLE PRECISION FLOATING EXCEPTION
                    (5141) *
                    (3142) UFLEX RR
                                            RCM = $200 => 11
5CA: F200 7AU4 0000 0500
                    (3143)
                                            CON -1 => NULL C= BD01 , GO TO FLEX5
                                   ALU
509: 8200 0634 0004 0403
                    (3144)
                           DFLEX1 RK
                                            RCM = $201 => 11
5CA: F200 9A04 0000 0401
                                           CON -1 => NULL C= BD01 , GO TO FLEXS
                    (3145)
                                  ALU
508: 8200 0634 0004 0403
                                   END
          002714 (5146)
```

```
A 2017
A 2030
            OALO
ACA
            0166
AUU
            OIEF
                    A 2151
            0009
                              2323
4003
                    A 1510
ADJE
            0444
                    A 2299
ADJ9
            0443
                   A 2294
ADJUST
            043A
                              2384
                                     2391
ALL
            Ú1Ún
                    A 2101
AL \times
            0109
                    A 2108
            0107
                    A 2102
ALS
                    A 2143
A 1795
ANA
            01E9
            0135
0102
A() A
                              2021
ARL
                    A 2056
ARR
            0104
                    A 2062
ARS
            01C3
                    A 2059
A 0985
AVECT
                              1363
                                     1385
                                             1417
                              1346
1436
AVECT1
            0077
                    A 1520
                                      1365
                                             1394
                                                     1507
            0091
                    د 101 A
8001
BOOTI
            0094
                              1452
CAI
            01F0
0184
                    A 2156
                    A 2025
CAL
CAR
            0153
                    A 2024
CAS
            01E0
                    A 2132
                    A 2136
A 1370
                              2138
1711
                                     2153
1853
2187
                                             3133
1878
                                                            2007
                                                                    2014
                                                                          2127
CAS5
            0165
                                                     1968
                                                                                   2138
                       2139
                              2142
                                             2188
                                                     2189
                                                                    2191
                                                            2190
                                                                           2192
                    2431
A 2135
CAS6
            01+1
                              2153
CAZ
            01 AB
                    A 2014
            0188
0128
CEA
                    A 1970
CEAS
                    A 1785
                              1970
CHS
CMA
            01A0
01AF
                    A 2000
                    A 2020
CP1
CP10
            0035
                    4 1009
                              1046
                                     1115
                                            1369
            0022
                    A 1011
CP11
                    A 1012
CP12
            0024
                    A 1013
A 1019
CP13
            0025
CP14
            0026
                    A 1026
                              1031
C215
            0027
                    A 1019
CP16
            0028
                      1033
CP17
            002A
                    A 1037
            9058
                    A 1039
CP18
CP19
            0020
                    A 1012
A 1116
                              1041
CP2
            0036
0037
                    A 1037
CP3
                              1039 1041 1117
            0038
                   A 1120
CP4
            0039
003A
CP5
                      1155
                    A 1124
A 1127
CP6
CP7
            003H
CP8
CP9
                    A 0996
A 1009
             0050
                              0998
                                      1007
                                            1127
             0021
                              1011
CPPAR
             006A
CPPARS
             007E
                    A 1384
                              1712
CRA
             01CE
                      2004
                              2085
                                      2588
            019F
013C
CRB
                    A 1999
                              2010
CREP
                    A 1809
CRL
             019E
                    A 1998
                               2250
                                      2253 2269
                    4 3106
CSI
             0503
                              3131
CS3
             05C5
CS4
            058E
                    A 3121
                              3135
             OIAC
CSA
                    A 2015
DBL
             0188
                    A 1950
DDV10
             0548
                    A 2901
                              3073
             0582
                    A 2955
                              2965
                                      3076
DDV11
                    A 2980
A 2974
                              2981
2978
00V12
             0555
                                      2987
                                              3137
DUV13
             0581
                                      2982
                                              3086
00 v 1 4
             0565
                    A 2976
                    A 2974
DD V 15
             0564
                              3001
DDV20
             0598
                      3021
                               3028
            0596
0593
DUV21
                    4 3012
                              3018
00725
                    A 3012
                              3028
             0578
0572
0507
05A5
DDV24
                    A 3014
                                      3022
                    A 2929
A 2925
00 v 30
                              3138
0014
DD v 5
                    A 2937
                              3062
             0577
                      2943
0006
                              3002
             0570
0547
                    A 2945
A 2952
                              2955
3064
DUV 1
                                      3067
DOVE
             0591
01F3
00 v 9
                    A 3001
                              3091
DEAD
                    A 2161
OF AU1
             0500
                    A 2161
                              2671
2674
DEADS
             050F
                    A 2665
DFAD6
                    A 2071
             0511
DFCM
             0434
                    V 55/1
                              3057
                                      3069
DECS
             01FC
                    A 2105
DFCSI
             0584
                      2165
                              5097
DFDV
DFDV1
             01F6
                    A 2154
             0570
                    A 2104
                              2925
                    A 2673
A 2726
                              2666
OF LX
             0524
                                      2726
DFIX1
             052F
DFIx2
            0532
0527
                       2730
                              2769
DEIX3
                    A 2/30
                              2759
DFIX4
                      2735
                              2772
                                      2781
             US 37
                                             2783
UFLU
             01F0
                    4 2159
                    A 2159
DFLD1
            0500
                              2651
                                      2827
DFLEX
             05C8
                       2277
                              5850
                                             2048 2883
                                                           2943 3063 3080 3142
DFLEX1
DFM1
            05CA
055C
                      2929
                              3144
2882
                    Α
DFM2
                      2845
                              2842
```

```
DFM3
DFM4
                             2878
                     2873
2872
                             2887
2878
            055E
                   Α
DFM5
            0559
DFMo
            0565
                   Δ
                     2848
                             2919
2901
DFM7
                     2890
            055F
DFMB
                             2919
DFM9
            0560
                     2907
                             2913
DEMP
            01FA
                     2103
DEMP1
DEMP4
            v545
                     2163
                             2840
            0540
                     2840
                             2845
DFSB
            01F9
                     2162
DFSB1
            0516
                   Δ
                     2162
                             2681
DFS84
            0518
                     2681
                             2684
DFSH6
            051A
                     2684
                             2687
DEST
            01F7
                     2160
2160
            0507
DFST1
                             2661
                   A 2069
A 1210
                             2682
1221
DGET
            051F
                                    2703
                                           2841
                                                  2926
            004F
                                    1231
DIN
DINI
            0053
                                    1405
OIV
            0144
                   A 1820
DIV17
            009E
                             1479
                      1458
                      1454
1479
DIVZT
            009Ç
                             1477
                             1828
D1 V 4
            BADO
DIVER
            0146
                      1461
                             1483
                                    1830
ÚΜΔ
            004B
                      1133
                             1207
DMA1
            0047
                      1184
                             1555
                                    1238
                             1207
1268
DMC
            0048
                   Δ
                      1190
                      1190
            0050
DMC 1
            0009
DMC2
UMC3
            0086
                      1275
                             1399
            003E
DMT
                      1148
                             1191
DMX1
            0070
                      1340
DMX2
DNRM1
                      1131
                             1341
            0030
             0540
                      2802
                             5811
                             2821
DNRM2
            0545
                      2804
                             2283
DNRML
            053A
                      2280
                                    2679
                                           2692
                                                  2737 2800 2914 3056
            0054
0058
DOUT
                      1235
                             1228
                                    1247
                                           1403
DOUT1
                      1213
            01AA
                      5015
E168
E32R
                      1962
            0189
                   Δ
            0189
£328
            0169
                    Δ
                      1903
            0189
                      1905
E64R
EAA
            0128
                      1786
                      1972
EMCM
            0180
             0190
                      1976
ENB
ENTR
                      1722
            0100
EPMJ
            0120
FPMJo
            0116
                      1756
EPMX
                      1772
            0120
ERA
             01E0
            0117
                      1757
ERM
ERMJ
             0110
                      1746
                             1777
                      1744
FRMX
            0110
             0196
 ESIM
 EVIM
             0196
                    Δ
                      1990
                      1745
             0110
EVMJ
 EVMX
             0110
                      1743
EVMX1
             0182
                    Α
                      1753
                             2154
                                                                                2353
3122
                    Α
                              1570
                                     1718
                                            1891
                                                   1896
                                                          1958
                                                                 2139
                                                                         2258
             0000
                      0665
F 1
                                                                 2810
                      2420
                             2424
                                     2429
                                            2587
                                                   2610
                                                          2660
                                                                         3116
             0005
F 1 0
                      0892
 F11
             0006
                    A
                      0895
F12
             0007
                      0404
 F13
             0008
                      5980
                              0907
 F14
             0069
                    Δ
                      0913
                      0919
 F16
             0 U O A
             0006
                      0925
                      0931
 F160
             0000
 F17
                      0907
                             0936
             0000
F184
             000E
000F
                      0942
                      0943
 F19
             0014
                      0935
                             0964
                      0970
 F20
             0015
             0001
                      0869
                              1007
 F4
             0002
                      08/5
             0005
                      0881
 F5
             0010
                                            0948
                                                  0970 1971
 Fб
                      0881
                             0904
                                     0931
                      0951
                             0957
                                     0958
 FOA
 F7
F/A
             0012
                      0957
             0013
             0004
                      0869
1908
                              0887
                                     1760
 FAD
             0105
                      1900
                              2202
 FAU1
             0406
                             2383
2385
 FA04
             045A
                      5505
 FAUG
             0450
                      2383
                      2211
 FCM
             0410
                              2404
                                     2570
 FCS
FCS1
             015A
046B
                      1920
                              2418
3128
                                            2421
                                                   2426
                                                         2429 3098 3112 3121
 FLSZ
             0477
                    Α
                      2409
                                     2419
                      3124
                                     3129
 FCS.5
             0468
                      2413
                              2609
 FCS4
             0470
                      2414
 FCS5
             04/2
                                     3110
             04/9
0169
                      2416
 FCS7
                              2431
 FDv
 FOV1
             0428
                      1914
                              2200
 FUV1
             0440
                    A 2537
                              2557
             0440
                      2501
 FUV11
 FDV15
             040A
                      2404
                              2514
```

```
FDV4
            0480
                  A 5590
                             2495
FDV5
            0498
044A
                   A 2510
A 2519
                             2518
                             2523
2547
                                                  2549
                                                         2557
                                    2525
                                           2529
FOV7
            0445
FDv8
            0447
                   A 2541
A 1738
                             2543
                                    2551
FGEN
            0100
FGEN1
            0406
                             2195
1070
FGEN2
            0400
                     2186
                                    2210
                                           2242
                                                  5566
FHALT
                   A 0863
            0030
FHALT2
            0074
                   A 1070
FHALTS
            0020
                   A 1046
                             1350
FLU
                   A 1904
            0163
FLD1
                     1906
FLEX
            04CE
                     2211
2402
                             2370
                                    2444
                                           2509
                                                  2528
                                                         2632 2633
FLEX1
                             2634
            04CF
                     2497
2631
FLEXE
            0401
                             2636
FLEX4
                             2633
3143
            0402
                                    2635
                                           2637
FLEXS
            0403
                                    3145
FLEXE
            04CD
                     2265
                             2632
FLEX9
            04C8
                     2254
                             2630
            0420
0416
                     2243
FLOT
FLUT1
                             2246
FLX
            0129
                   A 1787
FLX1
            0103
                   A 1725
                             1787
FLx2
            0124
FMF
            0167
0417
                   A 1912
FMP1
                      1912
                             5555
                             2441
FMP4
            047A
                   V 5555
EMP5
            0487
                   A 2464
FMP6
            0486
                     2470
                             2476
EMP 7
            0489
                   A 2467
                             2476
1581
            OOFC
                   A 1576
FOUT
                                    1592 1603 1656 1682 1697 1704 1718
FOUT1
            008E
                      1418
                   A 1292
A 1292
FPAGE
            0060
FPAGE 3
            008A
                             1409
                   A 2267
A 2273
FRAC
            0430
FRAC1
            0482
                             2574
FRAC2
            0489
                   A 2585
                             2591
FRACS
                   4 2575
            04BC
                             2591
FREAD
            0056
FRN
            0414
                   A 2217
FSB
            0166
                             2205
2390
FS81
            0400
                   A 1910
            045F
                     2205
FSB4
            0461
0400
                   A 2390
A 2187
FS66
                             2392
FSEU
FSGT
            0405
                     2192
FSLE
            0404
                   A 2191
FSMI
            0402
                     2189
FSNE
FSPL
            0401
                     2188
FST
            0169
                     1916
FS11
            0464
                     1916
                             2396
GENB
            0149
            0183
                             1954
GEN81
                     1845
HLT
                      1846
IAB
            0142
                   A 1454
                             1498
                                    2002
IABZ
            018F
                     1975
                             2009
                   A 2026
ICA
            0189
ICL
            0185
            0185
                      2027
ILL
ILL3
            0142
00B5
                     1822
                             1823
IMA
            0175
                      1934
INA
            0151
                     1865
                             1864
INA1
            U150
                      1872
                             1880
            018A
0190
1:42
                   A 1875
                             1968
                                    2148
INH
INK
            0186
                   A 1958
INT
            0424
                   A 2247
1111
            0428
                      2254
INTE
                   A 2257
A 0975
                             2598
0975
            04HF
                                    2608
            0016
                                    1061
INT4
            0406
                     2602
                             2607
INTS
            0462
                     2603
                             2607
                   A 2598
A 1059
            0407
INTEX
            0025
            0166
IRS
            0145
0194
IPY
                     2006
                             2012
                     1994
ISI
JDX
            0138
                     1804
JEQ
            0128
                   A 1790
                   A 1801
A 1796
JGE
            0136
JGI
            0131
JIX
JLE
            012F
                   A 1794
                     1799
JLI
            0154
                             1793
JMP
            0100
                     1791
                                    1795
                                           1797
                                                 1800
                                                          1802
                                                                1808
                                                                       1813
                   A 1792
JNE
            0120
                             1804
                                    1806
            014E
                     1844
JST
JSTI
            0150
                   A 1853
                             2645
            013A
                     1807
JSX
                                    1929
LDA
            01UE
                     1455
                             1500
                                           1975
                                                 2129
                   A 1849
LUAS
            0160
                             2129
            0147
                     1831
LDX
LEG
            01CH
01CE
                     2079
LGE
            01CC
                   Δ
                     2081
                     2083
LGI
            0100
                   Α
                     2075
LLE
```

```
LLL
                    0101
                           A 2089
                    0105
                              2064
       LLS
                    0103
                           A 2093
       LLT
                    0108
                           A 2073
                    015U
01CA
                              1973
       LNE
                              2077
       LUAU
                    0419
                              5503
                                     2206 2223 2236 2261
       LUGIC
                    018A
0120
                             2036
                           Α
       LPMJ
       LPMX
                    0120
                              17/3
       ĒRL
                    0166
                             2038
      LRR
                    U1HF
                              2045
      LRS
                    0160
                             2043
       LT
                    01CF
                             2073
1077
                                     2075 2077 2079 2081 2083 2086
       MC1
                    0031
       MC2
                   0052
                           Δ
                             1080
      MC3
                   0033
                             1083
      MC4
                   0034
                             1086
                                     1325
                                            1710
       MEMP3
                   0080
                             1331
                                     1415
      MEMPAR
                   0060
                                     1336
1523
                             1330
      MI1
                   00 BF
                             0976
      MIZ
                   0016
                             0993
                                     1523
      MMOD
                   UUnE
                             1335
      MOVE
                             2322
1942
                   0449
                                     5358
                                           2334 2336
      MPY
NRM
                   017C
                   0118
                             1750
      NRM10
                   0452
                          A 2352
A 2359
      NRM17
                   0451
                                     2362
2362
      NRM18
                          A 2356
A 2263
                   0441
      NRM /
                   0420
                                    2356
      NRML
                   0446
                           A 2214
                                            2219 2220 2313 2352 2388 2395 2480
                                    2572
                             2484
      NVECT
                   0014
      081
                  019C
0159
                          A 1996
      OTA1
                            1884
                  015F
0192
                                     1896
      OTK
                          A 1771
                                    1980
1377
                   007C
                             1293
      PAGE 3
                   0063
                          A 1301
                                    1379
      PAGE 4
                   0080
                          A 1301
                                    1347
      PAGE 7
                  0083
0075
                          A 1387
                                    1392
     PFL
PIO
                          4 1351
                  0174
0172
                            1930
      PIM
                         A 1928
A 1883
A 2008
     PIO
                  0159
      RCB
                  01A7
     READ
                  0004
                            1306
      HEST
                  0059
0187
                         A 1184
                                    1192
1959
                                           1252
     RMC
                         A 1844
A 1727
     RIN
                  0104
     RXM
SZA
                  0068
                         A 1319
                                    1746
                                          1775 1973 1977 1990 1996 2166
                         A 2019
A 1957
A 2023
                  01AE
     SCA
                  0185
0182
     SCb
     SGL
                  0188
0104
                         A 1981
     SKP
                         A 2111
     SKS
                  0157
                         A 1869
                                    1881
                  01EC
                                    2148
     STA
                  0144
                         A 2005
     SSM
                  0161
                         A 2022
     SSP
                  01A1
01EB
                         A 2001
     SIA
                         A 2147
                  0087
                         A 1515
                                   2147
    STX
                  0167
                         A 2029
                 014C
016C
                           1647
                                   1925
     SUB3
                         A 1847
A 1992
                                   1921
     SVC
                 0195
                 0180
                         1502 A
    TEXIT
                 004A
                           1160
1157
                                   1171
                                          1192
    TIN
                 0040
                                  1163
     TINE
                 0042
                        A 1149
A 1168
    1001
                                  1176
    TOUT
                 0046
                        A 1148
                                  1176
    UII
                 0140
                        A 1817
A 1504
    UII3
                 0083
                                  1512
                                          1736 1818
                 0126
00C4
                        A 1763
    VIRYI
                        A 1083
                                          1420
    VIRYIZ
                                                 1563
                                                         1784
                 00CF
                        A 1600
                                  1606
                                          1607
                                                 1608
                                                         1619
                                                                1631
    WRITE
                        A 1298
    WRITER
                 0072
                        A 1349
    XCA
                01A2
01A8
                        A 1931
                                  2003
    ХCв
                        A 1476
                                  1494
                                         2003 2009
    ×EC
                        A 1776
                0122
 IDNI [MACRU]
CPU [MACRO]
 RR [MACHU]
RR [MACRU]
ALU [MACRO]
FRRD$ (MACRO]
EMIT$ [MACRO]
SET$ [MACRO]
GEN$ [MACRO]
LST1$ [MACRO]
CNT$ [MACRO]
RRSV& [MACRO]
AVED [MACRO]
GBPS [MACRO]
ORG [MACHO]
SYMS [MACRU]
SYMIA
       [MACRO]
CLSTS
```

APPENDIX D

TRAPS - INTERRUPTS SUMMARY

Traps

There are 12 different $\mu\text{-code}$ traps that cause the $\mu\text{-code}$ to break normal sequence. They are:

60 FPAGE Trap.

The CAM must be filled with the new page pointer if available. If not, generate a Page Fault interrupt identical to page trap except F01 and F02 are loaded.

2. 62 Write Address Trap.

Put RM into the appropriate RF instead of HSM.

3. 64 Read Address Trap.

Put RF into RM as appropriate instead of HSM to RM.

4. 66 Fetch Read Address Trap

Same as 3, but load R01 and F02 also.

5. 68 Restricted Execution Trap.

Generates RXM vector.

6. 6A CP Parity.

Machine Check generates the Machine Check Interrupt.

7. 6C Memory Parity.

Generates Memory Parity interrupt.

8. 6E Missing Memory Module.

Generates Missing Module interrupt.

9. 70 DMX.

Performs a DMX transfer without changing user execution flow.

10. 72 Page Write Violation.

Generates a Page Write Violation interrupt.

11. 7C Page Trap

Identical to 1 only F01 and F02 are not changed.

Interrupt Vector Summary

Loc	Name	Deposited P Counter	Vector Type	Register 11	Register 12
60 62	PFAIL Restrict	N ext This	Absolute ¹ Absolute	(none) (none)	(none) (none)
	Ex Violation		_	, ,	• • • •
63	Ext INT	Next	Absolute ^l	(none)	(none)
64	Page Fault	This	Absolute	(none)	effective addr
65	SVC	Next	Absolute	(none)	(none)
66	UII	This	Absolute	Next P	effective addr
67	Mem Parity	Next ²	Absolute	(none)	(none)
70	CPU Parity	Next ²	Absolute	(none)	(none)
71	Missing	Next ²	Absolute	(none)	(none)
	Mem Mod			, , , ,	
72	ILL	This	Absolute	Next P	effective addr
73	Page Write	This	Absolute_	(none)	effective addr
74	FLEX	Next	Absolute ³	Flag Reg ⁴	effective addr
75	PSU	This	Absolute	(none)	(none)

¹External interrupts are inhibited automatically.

⁴Flag Register:

Left byte:

Single precision Floating Point = 1
Double precision Floating Point = 2

Right byte:

Overflow/Underflow = 0 Divide by Zero = 1 Store exception = 2 INT exception = 3

²Next is true only if the error occurred during code execution. DMA or DMC errors can abort an instruction in mid-execution.

 $^{^3}$ Identical to other vectors except that non-implementation ([74] = 0) causes the vector to not be executed and the instruction sequence is continued with C Bit = 1.

APPENDIX E

INSTRUCTIONS FOR USE OF PROM, #-CODE PROGRAM

- 1. This program will handle up to 512 u-code words.
- 2. See comment at beginning of listing.
- 3. Legal responses to "MODULE" must be followed by a carriage return and are as follows:
 - a) Any legal CPU or XCS module. (1-1L, 1-2L,, 7-2U)
 - b) The letter "N" (next) may be used for sequential module selection except before the first module of a bank. (1-1L or 1-1U)
 - c) The letter "Q" (quit) returns user to operating system.
- 4. A legal response causes the system to "answer back" the legal module. At this time, the inputs to the PROM Writer are valid and PROM may be verified or programmed.

See enclosed example of a typical working session.

APPENDIX E (Cont)

THE FULLOWING IS AN EXAMPLE UF A WORKING SESSION WHERE THE REQUIREMENTS ARE TO PROGRAM MODULES 1-1L THROUGH 3-1U AND MODULES 6-1U, 7-1U, AND 7-2U.

NOTE: THE SYSTEM PRINTS THE PROMPT 'MODULE = ' AND THE USER RESPONDS WITH THE MODULE NAME OR WITH 'N' TO SPECIFY THE NEXT MODULE NAME IN THE SEQUENCE.

```
MODULE = 1-1L
1-16
MUDULE = N
1-2L
MODULE = N
2=1L
MODULE = N
5-5F
MODULE = N
3-1L
MODULE = N
3-2L
MODULE = N
4-1L
MODULE = N
4-2L
MODULE = N
5-2L
MODULE = N
6-1L
MODULE = N
9-5L
MODULE = N
7-1L
MODULE = N
7-2L
MODULE = 1-1U
MODULE = N
```

APPENDIX E (Cont)

THE FOLLOWING IS AN EXAMPLE OF A WORKING SESSION WHERE THE

```
1-20
MODULE = N
2-1 L
MODULE = N
2-20
MODULE = N
3-10
MODULE = 5-1L
MODULE =
                (SINCE 5-1L IS NOT A LEGAL MODULE THE RESPONSE IS NOT ACCEPTED
MODULE = 6-10
6-1U
MODULE = 7-10
7-10
MODULE = N
7-20
MODULE = Q
```

	00.000231	(0039)	DAC	=1	KEY TO READ
000017:	00. 000231	(0040)	DAC	=1	
000026:	00. 000232	(0041)	DAC	=BUFF	
000021:	00. 000233	(0042)	DAC	=2048	
000022:	00. 000234	(0043)	DAC	=9	STEP PAST SAVE VECTOR
000023:	00. 000235	(0044)	DAC	=ALT	MOST READS WILL BE SHORT
000024:	000000	(0045)	OCT	0	
		(0046)	*		
000025:	10. 000000E	(0047)	ALT CALL	SEARCH	CLOSE UNIT 1
000026:	00.000227	(0048)	DAC	=4	
000027:	00. 000230	(0049)	DAC	=0	
0000 30:	00. 000231	(0050)	DAC	=1	
000031:	000000	(0051)	OCT	0	
		(0052)	*		
		(0053)	* DETER	RMINE NEXT MODULI	E TO BE LOADED INTO WCS
		(0054)	*		
	000032			EQU *	CHOOSE A MODULE
		(0056)	*		
000032:	10. 000000E	(0057)	CALL	TNOUA	ASK FOR MODULE
	<i>00. 000236</i>	(0058)	DAC	=C'MODULE =	,
	00 . 000 234	(0059)	DAC	=9	
000035 :	000000	(0060)	OCT	0	
		(0061)			
	10. 000000E		CALL	RDCOM	GET RESPONSE
000037:	00. 000317	(0063)	DAC	CMBUFF	
		(0064)			
	02. 000317	(0065)	LDA	CMBUFF	VERIFY 1ST CHAR VALID
000041:	1410 50	(0066)	CAL		
	11. 000243	(0067)	CAS	=R'Q'	QUIT, RETURN TO OPERATING SYSTEM
000043:	100000	(0068)	SKP		
	01. 000125	(0069)	JMP	DONE	
	11. 000244	(0070)	CAS	=R'N'	NEXT-USE NEXT SEQUENTIAL MODULE
000046:	100000	(0071)	SKP		
	01. 000131	(0072)	JMP	NEXT	
	11. 000245	(0073)	CAS	= 1260	MUST BE INTEGER 1-7
	11. 000246	(0074)	CAS	= 270	NON HOLED DECRONCE
	01.000032	(0075)	JMP	NEXTMODULE	NON VALID RESPONSE
: 2.50000	01. 0000 32	(0076)	JMP	NEXTMODULE	

	PROM	u-c	ODE	JMG-KRR,	11	JUNE	74	PAGE	0003
000054:	141340	(0077)	ICA						
000055 :	140104	(0078)	XCA		SAVE T	HIS CHARAC	TER IN LEFT	HALF OF B-	REG
		(0079) *							
	02. 000 320	(0880)	LDA	CMBUFF+1	2ND CH	AR MUST BE	1-1		
000057:	141050	(0081)	CAL						
	35. 000247	(0082)	ERA	=R'-'					
000061:	100040	(0083)	SZE						
000062:	31. 000032	(0084)	JMP	NEXTMODULE					
		(0085) *							
	02. 000321	(0086)	LDA	CMBUFF+2	3RD CH	AR MUST BE	1 UR 2		
	11. 000245	(0087)	CAS	=1260					
	11. 000250	(8880)	CAS	='263					
	01. 000032 01. 000032	(0089) (0090)	JMP JMP	NEXTMODULE NEXTMODULE					
	05. 000002A		ERA		VALID	MODU E			
	94. 000226	(0092)		2		OR MODULE	CHECK		
BESSTI:	04. 000226	(0093) *	STA	MODULE	SHVE F	OK MODULE	CHECK		
000072 : (a2. 000322	(0094)	LDA	CMBUFF+3	ATU CU	OD MUCT DE	101 OR 111		
000072:	141050	(0095)	CAL	CHBOFF+3	41H CH	NK 11051 BE	O OR L		
	11. 000251	(0096)	CAS	=R'U'					
000075:	100000	(0097)	SKP	-10 0					
	01.000106	(0098)	JMP	NM20					
	11. 000252	(0099)	CAS	=R1L1					
000100:	91. 000032	(0100)	JMP	NEXTMODULE					
000101:	100000	(0101)	SKP						
000102:	01. 000032	(0102)	JMP	NEXTMODULE					
0001 03: (94. 000224	(0103)	STA	UL	SAVE F	OR TYPE-OL	IT		
000104:	140040	(0104)	CRA						
000105:	01. 000110	(0105)	JMP	NM40					
		(0106) *	•						
000106:	04. 000224	(0107) N	IM20 STA	UL		OR TYPE-OL			
000107:	02. 000253	(0108)	LDA	=12000			INTROL BANK		
000110 :	04. 000225	(0109) N		ULBASE	SAVE F	OR BASE CA	ALCULATION		
		(0110) *							
	35. 000316	(0111)	LDX	TBLCNT	CHECK	FOR VALID	MODULE NAME		
	02. 000254	(0112)	LDA	=TABLE					_
	04. 000223	(0113)	STA	TBLPT			START OF M	ODULE TABLE	1
000114:	42. 000223	(0114) N	IM50 LDA*	TBLPT	FETCH	MODULE NAM	Œ		

000115: 000116:	05. 000226 101040	(0115) (0116)		ERA SNZ	MODULE	
	01. 000141	(0117)		JMP	MODULELOAD	MATCH, GO LOAD WCS
	12. 000223	(0118)		IRS	TBLPT	BUMP TWICE TO POINT AT NEXT ENTRY
		(0119)		IRS	TBLPT	DONE TWICE TO POINT HT NEXT EXILET
000121	140114	(0120)		IRX	IDELL	
		(0121)		JMP	NM50	
		(0122)		JMP	NEXTMODULE	NO MATCH, INVALID RESPONSE
000127.	01. 000032	(0123)	ak.	J111	HEATHODOLE	NO THITCH INTHEID RESIGNAL
	000125	(0124)		EQU	*	RETURN TO OPERATING SYSTEM
000125:		(0125)	DOILE	OCP	1700+DEV	LEAVE WCS BOARD INITIALIZED
	10. 000000E			CALL	EXIT	ELITE HOS BOING INTITIELES
000120:	10. 0000001	(0127)		ELM	Lari	
000136:	01. 000000	(0128)		JMP	BEGN	RESTART
		(0129)	*			
	000131	(0130)	NEXT	EQU	*	USE NEXT SEWUENTIAL MODULE
000131:	02. 000223	(0131)		LDA	TBLPT	
000132:	140304	(0132)		A2A		
000133:	04. 000223	(0133)		STA	TBLPT	
000134:	11. 000255	(0134)		CAS	=TABLE-1	MUST BE WITHIN TABLE BOUNDS
000135:	11. 000256	(0135)		CAS	=TBLCNT	
0001 36:	01. 000032	(0136)		JMP	NEXTMODULE	
000137:	01 . 000032	(0137)		JMP	NEXTMODULE	
000140:	01. 000141	(0138)		JMP	MODULELOAD	
		(0139)				
		(0140)		LOAD MO	DULE POINTED A	RT BY TBLPT INTO WCS
		(0141)				
	000141		MODULE	LOAD EQ	.U *	
		(0143)				
000141:	35. 000257	(0144)		LDX	=-256	1K CHIP IS 256X4
	02. 000232	(0145)		LDA	=BUFF	SET BASE TO START OF UPPER OR LOWER BANK
000143:	<i>06. 000225</i>	(0146)		ADD	ULBASE	
000144:	04. 000222	(0147)		STA	BASE	
000145:	031724	(0148)		OCP	1700+DEV	INITIALIZE WCS
		(0149)				
	0 2. 000 223			LDA	TBLPT	FETCH START BIT OF THIS 64 BIT ENTRY
000147:		(0151)		A1A		
000150:	42. 000001A	(0152)		LDA*	1	

	PROM,	U-CODI	E, JI	MG-KRR,	11 JUNE 74 PAGE 0005
000151:		(0153)	LRL ADD	4 BASE	SPLIT INTO 16 BIT WORD AND BIT WITHIN WORD
		(0154)			COUR HORD
		(0155)	STA	TEMP	SAVE WORD
000154:	140040	(0156)	CRA		CET DIT DOCITON DOCK
000155:		(0157)	LLL	4 =3	GET BIT POSITON BACK MAKE INTO A POSITIVE SHIFT COUNT
		(0158)	ADD	=3	MAKE INTO A POSTITVE SHIFT COUNT
000157:		(0159)	TCA	_/77	NEGATIVE SHIFT COUNT IN 6 BITS
		(0160)	ANA	=177	ALR WITH CALCULATED COUNT
		(0161)	ADD	='041600	HER WITH CHECOENTED COUNT
		(0162)	STA	ML20 TEMP	FETCH WORD
	42. 000220	(0163)	LDA*		SHIFT
000164:	000000	(0164) ML20 (0165)	OCT OTA	0 '100+DEV	LOAD RAM
000165:	170124		HLT	100+DEA	LUND KAN
000166:	000000 170124	(0166) (0167)	OTA	100+DEV	
000167:	000000	(0168)	HLT	TOOTDEY	
000170: 000171:	170124	(0169)	OTA	100+DEV	
000171:	000000	(0170)	HLT	TOOTDEY	
000173:	170124	(0171)	OTA	1100+DEV	
000174:	000000	(0172)	HLT	TOOTUEY	
999174:	999999	(0173) *	HLI		
000475	02. 000222	(0174)	LDA	BASE	MOVE BASE BY 64 BITS
	06. 000227	(0175)	ADD	=4	HOVE BHISE BY OF BITS
	04. 000227	(0176)	STA	BASE	
000277	140114	(0177)	IRX	DIIDE	
	01. 000146	(0178)	JMP	ML10	GO LOOP
000201.	01. 000110	(0179) *	0.111	11220	
999292	02. 000263	(0180)	LDA	=140000	LET PROM DEVICE ACCESS RAM
000202:	170324	(0181)	OTA	1300+DEV	ELI TROTT DETIDE TROPEDS TRAIN
000204:	000000	(0182)	HLT	300.021	
000204.	000000	(0183) *			
999295	42. 000223	(0184)	LDA*	TBLPT	TYPE MODULE NUMBER TO USER
000206:	040070	(0185)	LRL	8	
	10.000000E		CALL	T10B	
	02. 000247	(0187)	LDA	=R'-'	
	10. 000000E		CALL	T10B	
000212	041070	(0189)	LLL	8	
	10.000000E		CALL	T10B	

```
000214: 02.000224
                     (0191)
                                     LDA
                                              UL
000215: 10.000000E (0192)
                                     CALL
                                              T10B
000216: 10.000000E (0193)
                                     CALL
                                              TONL
000217: 01.000032
                     (0194)
                                     JMP
                                              NEXTMODULE
                                                             READY FOR NEXT REQUEST
                      (0195) *
                     (0196) *
                                     STORAGE
                     (0197)
000220
           999999
                      (0198) TEMP
                                     OCT
                                              Ø
000221:
           000000
                     (0199) X
                                     OCT
                                              ø
                                                             COMMON FOR RDCOM
000222:
           aaaaaa
                     (0200) BASE
                                     OCT
                                              0
000223:
           999999
                     (0201) TBLPT
                                     OCT
                                              0
                                                             POINTER INTO MODULE TABLE
000224:
           000000
                     (0202) UL
                                     OCT
                                                             CONTAINS 'U' OR 'L'
CONTAINS 0 OR '2000
                                              0
000225:
           aaaaaa
                     (0203) ULBASE OCT
                                              0
000226:
           000000
                     (0204) MODULE OCT
                                                              TRIAL MODULE
                     (0205) *
000227: 00.000004A (0206)
                                     FIN
000230: 00.000000A
000231: 00.000001A
000232: 00.010000A
000233: 00.004000A
000234: 00. 000011A
000235: 00. 000025
000236:
        00. 146717A
000237:
        00. 142325A
000240: 00.146305A
000241: 00.120275F
000242: 00. 120240A
000243: 00.000321A
000244: 00.000316A
000245: 00.000260A
000246: 00.000270A
000247: 00.000255A
000250: 00.000263A
000251: 00.000325A
000252: 00.000314A
000253: 00.002000A
000254: 00.000264
000255: 00.000263
```

000256: 00.000316

PROM, U-CODE, JMG-KRR, 11 JUNE 74 PAGE 0007

000257: 99. 177499A 000260: 00.000003A 000261: 00.000077A 000262: 00.041600A 000263: 00.040000A (0207) * (0208) * 000264 (0209) TABLE EQU CONTAINS MODULE NAME AND 1ST BIT OF 64 FOR THAT MODULE (0210) 000264: 130661 (0211) DATA C'11', 1 000265: 000001 000266: 130662 (0212) DATA C1121, 5 000267: 000005 000270: 131261 (0213) DATA C1211/9 000271: 000011 000272: 131262 (0214) DATA C1221/13 000273: 000015 000274: 131661 (0215) DATA C1311,17 000275: 000021 000276: 131662 (0216) DATA C1321, 21 000277: 000025 000300: 132261 (0217) DATA C1411, 25 000301: 000031 000302 132262 (0218) DATA C1421, 29 000303: 000035 000304: 132662 (0219) DATA C1521, 45 000305: 000055 000306: 133261 (0220) DATA C1611, 49 000307 000061 000310: 133262 (0221) DATA C1621,53 000311: 000065 000312 133661 (0222) DATA C1711, 57 000313: 000071 000314: 133662 (0223) DATA 01721,61 000315: 000075 (0224) *

PROM, U-CODE, JMG-KRR, 11 JUNE 74 PAGE 0008

000316: 177763 (0225) TBLCNT DATA (TABLE-*)/2 NEGATIVE NUMBER OF ENTRIES IN TABLE

(0226) * 000317: (0227) CMBUFF BSS 81 USER RESPONSE BUFFER

000440 (0229) END BEGN

(0228) *

PROM, U-CODE, JMG-KRR, 11 JUNE 74 PAGE 0009

000025 0044 ALT 0174 0176 BASE BEGN 0065 BUFF 010000A 0018 CMBUFF 000317 0063 000024A 0019 0165 0167 0169 0171 0181 DEV DONE ML10 ML20 MODULE 000226 0092 MODULELOAD 000141 0117 0138 0142 NEXT 000131 0072 0130 NEXTMODULE 000032 0055 0075 0076 0084 0089 0090 0100 0102 0122 0136 0137 0194 NM20 000110 0105 NM40 NM50 TABLE 0118 TBLCNT 0119 0131 0133 0150 0184 0201 0155 0103 TBLPT 000224 TEMP 63 1 11 ULBASE

0000 ERRORS (PMA-1080.013)

INDEX

```
16 WAY BRANCH
160 NS CLOCK 2-23
160 NS CLOCK 3-1
200 NS CLOCK 3-1
200 NS CLOCK 4-2
280 NS CLOCK 3-4
280 NS CLOCK 3-1
280 NS CLOCK 4-2
280 NS CLOCK 5-1
400 NS CLOCK 3-1
440 NS CLOCK 3-1
480 NS CLOCK 3-1
8-8 FIELD ENGINEERING PANEL INTERFACE 8-8
ACCESS TIME 4-1
ADDER 3-2
ADDRESS PHASE 5-2
ADJUST 6-2
ADRESS 2-22
ALIGN 6-2
ALU MACRO 3-4
ARGUMENTS 8-3
ARITHMETIC OPEATIONS 8-5
ASSEMBLER 8-1
ASSEMBLER 8-3
BAD FARITY 2-22
BB 3-2
BCY 8-9
BD 5-2
BD USE 7-1
BRANCH 3-2
BYTES 4-1
C BIT 7-3
```

CARRY BIT 4-1 CHANGE OF STATE 2-1 CLEAR PRIORITY NET 5-2 CLOCK 3-4 CLOCK CONTROL MICROCODE 3-1 CLOCK FIELD 6-1 CLOCKS 3-2 CONDITION COD3 3-2 CONDITIONAL BRANCH 3-4 CONDITIONAL BRANCH 2-18 CONDITIONAL JUMP 2-18 CONSTANTS 7-2 CONTROL MEMORY ADDRESS 8-9 CONTROL UNIT 3-2 CONTROLLED LOGIC 2-13 CONTROLLED UNIT 3-2 CPN 5-2 CPU MACRO 2-22 CPU MACRO 3-1 CYCLE TIME 4-1 DATA PHASE 5-2 DATA PSEUDO OP 2-22 DECISIONS 7-1 DECODE 2-19 DECODE STEP 2-22 DEVICE ADDRESS 20 2-22 DISABLE TRAPS 2-22 DIVIDE 2-23 DIVISION 2-24 DWX 5-55 DMX 3-4 DMX 5-2 DMX ENABLE 5-2 DMX FREQUENCY 2-22 DMX LATENCY 2-22

```
DMX TRANSFER 5-2
EAC 2-23
EDITOR 8-1
EMIT ACTION CODE 2-23
EMIT PSEUDO OP 2-22
ENABLE TRAPS 2-22
END OF RANGE 5-2,5-4
END OF RANGE 5-4
ERROR MESSAGES 8-5
ERRORS 8-6
EXAMPLE BRANCHING & SUBROUTINING 2-19 - 2-21
EXAMPLE DIVIDE 2-26
EXAMPLE MULTIPLY 2-25
EXAMPLE SHIFTING 2-17
EXAPLE NORMAL MICROCODE SOURCE 8-1
EXTENDED CONTROL STORE 3-2
EXTENDED MICROCODE 3-2
EXTERNAL INTERRJUPTS 5-4
EXTERNAL INTERRUPTS 5-4
FIELD 10 2-23
FIELD 11 2-18
FIELD 3 2-22
FIELD 5 3-1
FIELD 6 5-1
FIELD 7 5-1
FIELD 8 3-1
FIELD 8 6-1
FIELD 9 4-1
FIELDS 8-3
FIELDS PER INSTRUCTION 7-32
FLOATING POINT PACKAGE 6-2
FLOW CHARTING 7-1
FPROM 8-7
HARDWARE 2-23,2-24
HEXADECIMAL 112 2-18
```

I/O BUS 5-1
I/O SIGNALS 5-1
I/O SIGNALS 5-3
I/O SSIGNALS 5-3
I/O TIMING 5-1
I/O TIMING 5-3
I/O TIMING 5-3
I/O TIMING CONSTRAINTS 5-5
I/O TIMING CONSTRAINTS 5-5
I/O TIMING CONSTRAINTS 5-5
ILLEGAL CLOCK SPEEDS 8-4
INPUT TRANSFER 5-2
INTERRUPT ENABLE 5-4
INTERRUPT ENABLE 5-4
INTERRUPT ENABLE 5-4
INTERRUPTABLE CODE 6-3

LABEL 8-3 LABEL P300 3-4 LABELS 8-4 LINK BIT 4-1 LOADING WCS 8-7

MA MACRO PACKAGE MAPPING 4-1 MEMORY ACCESS TIME 3-2 MEMORY CYCLE 4-1 MEMORY DATA BUS 3-1 MEMORY INCREMENT 5-4 MEMORY INCTREMENT 5-4 MEMORY REFERESH 4-3 MICROCODE ASSEMBLER 8-1 MICROCODE ASSEMBLER 8-5 MICROCODE DECODE WORD 2-19 MICROCODE GENERATION PATH 8-1 MICROCODE STACK 2-22 MINIMUM CLC 3-2 MINIMUM TIME 3-2 MINIMUM TIMES 3-1

MIULTIPLE CYCLES 3-2 MRDY 3-1MSAVE 7-3 MULTI-WAY BRANCH 2-19,2-22 MULTIPLY 2-23 NIOSE WORDS 8-3 NIULL ARGUMENT 8-3 NONEXISTENT ADDRESS 2-22 NONSENSE TRANSFERS 8-4 NONVECTORED INTERRUPTS 5-4 NONVECTORED INTERUPT 5-4 NORMALIZE 6-2 OBJECT FILE 8-7 ORG 8-4 OUTPUT TRANSFER 5-1 P-COUNTER 6-3 P100 4-1 P200 4-1 P300 4-1 PAGE 2-22 PAGING 6-3 PARALLISM 7-1,7-2 PIO 5-1 PIO 5-2 STRUBE 5-2 POSITIONAL NOISE WORDS 8-3 PRIME 100 43-4 PRIME 100 6-1 PRIME 100 6-1 PRIME 100 TIMES 3-2 PRIME 2,6-100 3-1,3-2 PRIME 200 4-2 PRIME 200 6-1 PRIME 300 3-1,3-2,6-1 PRIME 300 4-2 PRIME 300 6-1

```
PROM 3-2
PROM 8-7
PROM COPIER 8-7
PULSE 5-1
PUSH BD 2-22
PUSHBD 3-4
RAM 8-7
RANDOM ACCESS MEMORY 8-7
READ-MODIFY-WRITE 4-2
REGIDTER ASSIGNMENTS 6-1
REGISTER 17 7-3
REGISTER 7 6-3
REGISTER FILE SPECIFICATION 5-1
REGISTER FILE SELECTION 8-4
REGISTER TO REGISTER TRANSFER 8-4
RESTRICTED EXECUTION TRAP 2-23
RESTRICTED EXECUTION MODE 2-23
RM 3 - 1
RM4-3
RM5-1
RM 5-2
RM200 CLOCK 4-2
RM280 CLOCK 4-2
RMRF280 CLOCK 6-1
RMRY 7-3
ROM CYCLE 3-1
RR MACRO 3-4
RSCSAVE 7-3
RXM 2-23
RXMP 2-23
RY 240 CLOCK 6-1
RY 3-1
RY 4-2
RY 4-3
RY 5-1
RY DESTINATIONS 3-2
```

SCRATCH REGISTERS 7-3
SELECTABLE JUMP CONDITIONS 2-18
SEMICULON 8-1
SERIAL INTERFACE 2-22
SGL & DBL PRECISION LOAD 6-2
SHIFT COUNTER 3-2
SIGNAL GENERATION 5-1
SIGNAL SEQUENCES 5-1
SPROM 8-7
STATEMENT LABEL 8-4
SUBROUTINES 6-2
SYNCHRONIZATION 4-1,4-3

T3 2-18
TABSET 8-1
THREE-DEEP PUSH DOWN STACK 2-18
TIMING AND SIGNALS 5-3
TIMING AND SIGNALS 5-3
TIMING CALCULATIONS 3-4
TIMING IMPROVEMENT 7-3
TR= 2-23
TRAP CODES 2-23
TRAP EXTENSION TIME 3-4
TRAP LOGIC 2-22
TRAPS 2-22
TRAPS 3-4
TRAPS 7-3

VECTORED INTERRUPTS 5-4
VECTORED INTERRUPT 5-4
VIRTUAL MEMORY 6-3
VIRTUAL MODE 2-23
VIRTUAL MODE 6-2
VIRTUAL PROGRAM COUNTER 6-3

WCS 3-2 WCS 8-7 WORD 4-1

WORST CASE TIME 5-1

XCS 8-7

YSAVE 7-3